
TMXF28155 Super Mapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
Preliminary Data Sheet, Rev. 1
October 2000
180
Lucent Technologies Inc.
TMUX Functional Description
(continued)
TMUX Register Descriptions
(continued)
Table 88. TMUX_B3ECNT[1
—
3], Receive B3 Error Counts (RO)
Table 89. TMUX_M1ECNT_17_16 and TMUX_M1ECNT_15_0, Receive M1 Error Counts (RO)
Address
Bit
Name
Function
Reset
Default
0x0000
0x40069
15:0
TMUX_B3ECNT1[15:0]
Receive High-Speed B3 Error Count for Port 1.
Counts
the number of B3 errors in the receive STS-3/STM-1 (AU-
4) frame for port 1. Only counter value 1 is valid in AU-4
mode. This counter can either count actual BIP errors or
block errors see TMUX_BITBLKB3 (Table 56). This
counter holds at its maximum value or rolls over depend-
ing on the value of SMPR_SAT_ROLLOVER (Table 15)
and transfers its internal count to a holding register when
SMPR_PMRESET (Table 13) transitions from a logic 0 to
1.
TMUX_B3ECNT2[15:0]
Receive High-Speed B3 Error Count for Port 2.
Counts
the number of B3 errors in the receive STS-3/STM-1 (AU-
4) frame for port 2. Only counter value 1 is valid in AU-4
mode. This counter can either count actual BIP errors or
block errors see TMUX_BITBLKB3 (Table 56). This
counter holds at its maximum value or rolls over depend-
ing on the value of SMPR_SAT_ROLLOVER and transfers
its internal count to a holding register when
SMPR_PMRESET
transitions from a logic 0 to 1.
TMUX_B3ECNT3[15:0]
Receive High-Speed B3 Error Count for Port 3.
Counts
the number of B3 errors in the receive STS-3/STM-1 (AU-
4) frame for port 3. Only counter value 1 is valid in AU-4
mode. This counter can either count actual BIP errors or
block errors see TMUX_BITBLKB3 (Table 56). This
counter holds at its maximum value or rolls over depend-
ing on the value of SMPR_SAT_ROLLOVER and transfers
its internal count to a holding register when
SMPR_PMRESET
transitions from a logic 0 to 1.
0x4006A
15:0
0x0000
0x4006B
15:0
0x0000
Address
Bit
Name
Function
Reset
Default
0x000
0x0000
0
0x4006C
0x4006C
—
0x4006D
15:2
1:0
—
Reserved.
Receive Line REI Count.
Counts the number of errors
received in the M1 byte of the receive STS-3/STM-1 (AU-
4) frame. This counter can either count actual errors or
block errors see TMUX_BITBLKM1 (Table 56). This
counter holds at its maximum value or rolls over depend-
ing on the value of SMPR_SAT_ROLLOVER and transfers
its internal count to a holding register when
SMPR_PMRESET
transitions from a logic 0 to 1.
15:0
TMUX_M1ECNT[17:16]
—
TMUX_M1ECNT[15:0]