
TMXF28155 Super Mapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
Preliminary Data Sheet, Rev. 1
October 2000
20
Lucent Technologies Inc.
List of Tables
(continued)
Tables
Page
Table 576. LVDS Interface Characteristics ......................................................................................................... 642
Table 577. High-Speed Input Clock Specifications ............................................................................................. 643
Table 578. Output Clock Specifications ............................................................................................................... 644
Table 579. Input Timing Specifications ................................................................................................................ 645
Table 580. Output Timing Specifications ............................................................................................................. 646
Table 581. DS3 Input Clock Specifications ......................................................................................................... 647
Table 582. Input Timing Specifications ................................................................................................................ 647
Table 583. Output Timing Specifications ............................................................................................................. 647
Table 584. M13 Clock Specifications .................................................................................................................. 648
Table 585. Input Timing Specifications ................................................................................................................ 649
Table 586. Output Timing Specifications ............................................................................................................. 649
Table 587. VT Mapper Receive Path Overhead Detailed Timing ........................................................................ 650
Table 588. CHI Transmit Timing Characteristics ................................................................................................. 652
Table 589. CHI Receive Timing Characteristics .................................................................................................. 653
Table 590. PSB Interface Transmit Timing Characteristics ................................................................................. 654
Table 591. PSB Interface Receive Timing Characteristics .................................................................................. 655
Table 592. NSMI (Mode 1) Input Clock Specifications ........................................................................................ 656
Table 593. Input Timing Specifications ................................................................................................................ 656
Table 594. Output Timing Specifications ............................................................................................................. 656
Table 595. SMI (Mode 2) Input Clock Specifications ........................................................................................... 657
Table 596. Input Timing Specifications ................................................................................................................ 657
Table 597. Output Timing Specifications ............................................................................................................. 657
Table 598. Framer Only Mode Clock Specifications ........................................................................................... 658
Table 599. Framer Mode Only Input Timing Specifications ................................................................................. 659
Table 600. Framer Mode Only Output Timing Specifications .............................................................................. 659
Table 601. Framer—LIU Mode Clock Specifications ........................................................................................... 660
Table 602. Framer—LIU Mode Input Timing Specifications ................................................................................ 661
Table 603. Framer—LIU Mode Output Timing Specifications ............................................................................. 661
Table 604. Microprocessor Interface Synchronous Write Cycle Specifications .................................................. 663
Table 605. Microprocessor Interface Synchronous Read Cycle Specifications .................................................. 665
Table 606. Microprocessor Interface Asynchronous Write Cycle Specifications ................................................. 667
Table 607. Microprocessor Interface Asynchronous Read Cycle Specifications ................................................ 669
Table 608. Input Timing Specifications ................................................................................................................ 670
Table 609. Output Timing Specifications ............................................................................................................. 670