參數(shù)資料
型號: T7256A
英文描述: Compliance with the New ETSI PSD Requirement
中文描述: 符合新的ETSI PSD的要求
文件頁數(shù): 69/116頁
文件大?。?/td> 1056K
代理商: T7256A
Data Sheet
January 1998
T7256 Single-Chip NT1 (SCNT1) Transceiver
Lucent Technologies Inc.
65
Application Briefs
(continued)
Interfacing the T7256 to the Motorola 68302
(continued)
8-Bit Up Counter (T-FF Based)
8-bit up-counter with async active-high CLR.
Note:
CTR_PRE sets count = 1.
SUBDESIGN ctr_8 (
clk,
ctr_pre
:INPUT;
q[7..0]
:OUTPUT;
)
VARIABLE
count[7..0] :DFF;
BEGIN
count[].clk = clk;
count[7..1].clrn = !ctr_pre;
count[0].prn = !ctr_pre;
count[] = count[] + 1;
q[] = count[];
END;
% counter gets preset to count = 1 on clr %
Sync Decode Logic
Decode logic for frame sync. Generates L1SY0/1 logic and shifts them left by 1/2 bit relative to FS.
SUBDESIGN dec_sync (
cnt[7..0],
7BIT_B1,
7BIT_B2
INPUT;
L1SY0a,
L1SY1a
OUTPUT
)
BEGIN
L1SY0a=
#
(cnt[] == 0) # (cnt[] == 1) # (cnt[] == 2)
# (cnt[] == 3) # (cnt[] == 4) # (cnt[] == 5)
# (cnt[] == 6) # ((cnt[] == 7) & !7BIT_B1)
# (cnt[] == 16) # (cnt[] == 17);
L1SY1a=
#
(cnt[] == 8) # (cnt[] == 9) # (cnt[] == 10)
# (cnt[] == 11) # (cnt[] == 12) # (cnt[] == 13)
# (cnt[] == 14) # ((cnt[] == 15) & !7BIT_B2)
# (cnt[] == 16) # (cnt[] == 17);
END;
Figure 25. SCNT1-RDB EPLD AHDL Design Files
相關(guān)PDF資料
PDF描述
T7288 CEPT/E1 Line Interface(CEPT/E1 線接口)
T7290A DS1/T1/CEPT/E1 Line Interface(DS1/T1/CEPT/E1 線接口)
T7295-1 E3 Integrated Line Receiver(E3 集成線接收器)
T7295-6 DS3/SONET STS-1 Integrated Line Receiver(DS3/SONET STS-1 集成線接收器)
T7296 Integrated Line Transmitter(集成PCM線傳送器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
T7257 制造商:TE Connectivity 功能描述:
T-726 制造商:RHOMBUS-IND 制造商全稱:Rhombus Industries Inc. 功能描述:ADSL Line Interface Transformers
T7263 制造商:TE Connectivity 功能描述:
T7263A 制造商:Toshiba America Electronic Components 功能描述:T7263A
T7264 制造商:TE Connectivity 功能描述: