- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383876 > T7256A Compliance with the New ETSI PSD Requirement PDF資料下載
參數(shù)資料
| 型號： | T7256A |
| 英文描述： | Compliance with the New ETSI PSD Requirement |
| 中文描述： | 符合新的ETSI PSD的要求 |
| 文件頁數(shù)： | 28/116頁 |
| 文件大?。?/td> | 1056K |
| 代理商： | T7256A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁
Data Sheet
January 1998
T7256 Single-Chip NT1 (SCNT1) Transceiver
24
Lucent Technologies Inc.
Microprocessor Interface Description
(continued)
Registers
(continued)
Table 6. Global Device Control—S/T-Interface (Address 02h)
(continued)
Reg
GR2
Default State
on RESET
R/W
R/W
Bit 7
STOA
1
Bit 6
ACTSEL
ACTMODE/
INT pin
Bit 5
TDMEN
1
Bit 4
U2BDLN
1
Bit 3
SXE
1
Bit 2
SRESET
1
Bit 1
Bit 0
FT
1
SPWRUD
1
Register
GR2
Bit
6
Symbol
ACTSEL
Name/Description
ACT Mode Select.
Controls the state of the transmitted ACT bit when an eoc
loopback 2 (2B+D loopback) is requested. The loopback 2 occurs automatical-
ly if AUTOEOC = 1 (register GR0, bit 4). Otherwise, bit U2BDLT (register
ECR0, bit 6) must be set to 0. The loopback is accomplished in the device by
looping the output of the S/T transmitter back to the input of the S/T receiver
at the device pins (i.e., as close to the S/T-interface as possible). The S/T
transceiver will ignore any signals transmitted by the TE, and the T7256 will
synchronize to its own transmit signal causing INFO 3 to be reported. The ini-
tial state of ACTSEL is determined by the state of the ACTMODE/INT pin on
the rising edge of RESET.
0—act = 0 during loopback 2 (per ANSI T1.601). The data received at the
NT is looped back towards the LT as soon as the 2B+D loopback is en-
abled.
1—act = 1 during loopback 2 after INFO 3 is recognized at the S/T-interface
(per ETSI ETR 080). The data received by the NT is not looped back to-
wards the LT until after ACT = 1 is received from the LT. Prior to this time,
2B+D data toward the LT is all 1s.
S/T Only Activation.
Set to 0 to force an S/T activation when the U-interface
is inactive. When the U-interface is active, this bit is ignored. STOA is reset to
1 upon the receipt of a U-interface tone, an INFO1 or INFO3 signal, or a 1-to-
0 transition of AUTOACT (register GR0, bit 6).
0—Attempt an S/T only activation.
1—No effect on device operation (default).
GR2
7
STOA
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| T7288 | CEPT/E1 Line Interface(CEPT/E1 線接口) |
| T7290A | DS1/T1/CEPT/E1 Line Interface(DS1/T1/CEPT/E1 線接口) |
| T7295-1 | E3 Integrated Line Receiver(E3 集成線接收器) |
| T7295-6 | DS3/SONET STS-1 Integrated Line Receiver(DS3/SONET STS-1 集成線接收器) |
| T7296 | Integrated Line Transmitter(集成PCM線傳送器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| T7257 | 制造商:TE Connectivity 功能描述: |
| T-726 | 制造商:RHOMBUS-IND 制造商全稱:Rhombus Industries Inc. 功能描述:ADSL Line Interface Transformers |
| T7263 | 制造商:TE Connectivity 功能描述: |
| T7263A | 制造商:Toshiba America Electronic Components 功能描述:T7263A |
| T7264 | 制造商:TE Connectivity 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。