- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄383876 > T7256A Compliance with the New ETSI PSD Requirement PDF資料下載
參數(shù)資料
| 型號(hào)： | T7256A |
| 英文描述： | Compliance with the New ETSI PSD Requirement |
| 中文描述： | 符合新的ETSI PSD的要求 |
| 文件頁(yè)數(shù)： | 11/116頁(yè) |
| 文件大?。?/td> | 1056K |
| 代理商： | T7256A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)
Data Sheet
January 1998
T7256 Single-Chip NT1 (SCNT1) Transceiver
Lucent Technologies Inc.
7
Pin Information
(continued)
Table 1. Pin Descriptions
(continued)
* I
u
= input with internal pull-up; I
d
= input with internal pull-down.
Pin
5,
13
6
Symbol
V
DDD
Type*
—
Name/Function
Digital Power.
5 V
±
5% power supply pins for digital circuitry.
ILOSS
I
u
Insertion Loss Test Control (Active-Low)
transmission for maintenance. The OPTOIN and ILOSS pins should not be used at the
same time (i.e., OPTOIN should be held high when ILOSS is active). This pin would typ-
ically be used if an external ANSI maintenance decoder is being used, in which case
the decoder output drives the ILOSS pin. The ILOSS pin is ignored, and the functionality
is controlled by the ILOSS bit (register CFR0, bit 0) if AUTOCTL = 0 (register GR0, bit
3). Internal 100 k
pull-up resistor on this pin.
0—U transmitter sends SN1 tone continuously.
1—No effect on device operation.
Fixed/Adaptive Timing Mode Select.
If TDMEN = 1 (register GR2, bit 5, default),
selects S/T-interface timing recovery mode:
0—Fixed timing recovery mode.
1—Adaptive timing recovery mode.
TDM Data In.
If TDMEN = 0, this pin is the TDM bus 2B+D data input synchronous with
TDMCLK, and the S/T-interface timing mode is controlled via the FT bit (register GR2,
bit 0). An internal 100 k
pull-up resistor is on this pin.
Power Status #2.
If TDMEN = 1 (register GR2, bit 5, default), this is an input for the
PS2 bit in transmit U-interface data stream. See PS2 bit description (register GR1, bit
1) for PS1 and PS2 message definition. An internal 100 k
pin.
TDM Data Out.
If TDMEN = 0, this pin is the 2.048 MHz TDM bus 2B+D data output
synchronous with TDMCLK, and PS2 is controlled via the PS2 (register GR1, bit 1) mi-
croprocessor register bit.
Power Status #1.
If TDMEN = 1 (register GR2, bit 5, default), this is an input for the
PS1 bit in transmit U-interface data stream. See PS2 bit description (register GR1,
bit 1) for PS1 and PS2 message definition. If PS1E is not driven by an external control
circuit, it must be pulled up externally with a 10 k
ence of primary power. An internal 100 k
pull-down resistor is on this pin.
TDM Clock.
If TDMEN = 0, this pin is the 2.048 MHz TDM clock output synchronous
with U-interface (if active) or is free-running, and PS1 is controlled via the PS1 micro-
processor register bit. TDMCLK will be disabled until at least one of bits 2—7 in register
DFR1 is enabled.
. The ILOSS pin is used to control SN1 tone
7
FTE/
TDMDI
I
u
8
PS2E/
TDMDO
I
d
/O
pull-down resistor is on this
9
PS1E/
TDMCLK
I
d
/O
or less resistor to indicate the pres-
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| T7288 | CEPT/E1 Line Interface(CEPT/E1 線接口) |
| T7290A | DS1/T1/CEPT/E1 Line Interface(DS1/T1/CEPT/E1 線接口) |
| T7295-1 | E3 Integrated Line Receiver(E3 集成線接收器) |
| T7295-6 | DS3/SONET STS-1 Integrated Line Receiver(DS3/SONET STS-1 集成線接收器) |
| T7296 | Integrated Line Transmitter(集成PCM線傳送器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| T7257 | 制造商:TE Connectivity 功能描述: |
| T-726 | 制造商:RHOMBUS-IND 制造商全稱:Rhombus Industries Inc. 功能描述:ADSL Line Interface Transformers |
| T7263 | 制造商:TE Connectivity 功能描述: |
| T7263A | 制造商:Toshiba America Electronic Components 功能描述:T7263A |
| T7264 | 制造商:TE Connectivity 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。