參數(shù)資料
型號: S-7600A
廠商: Seiko Instruments Inc.
英文描述: Hardware Specification (TCP/IP Network Stack LSI)
中文描述: 硬件規(guī)格(TCP / IP網(wǎng)絡堆棧大規(guī)模集成電路)
文件頁數(shù): 4/60頁
文件大小: 371K
代理商: S-7600A
TCP/IP Network Stack LSI
S-7600A
Hardware Specification
Revision 1.3
ii
Seiko Instruments Inc.
7.3.10.
7.3.11.
7.3.12.
7.3.13.
7.3.14.
7.3.15.
7.3.16.
7.3.17.
7.3.18.
7.3.19.
7.3.20.
7.3.21.
7.3.22.
7.3.23.
7.3.24.
7.3.25.
7.3.26.
7.3.27.
7.3.28.
7.3.29.
7.3.30.
7.3.31.
7.3.32.
7.3.33.
7.3.34.
Our IP Address Registers (0x10-0x13) ...................................................................... 7-9
Clock Divider Registers (0x1C-0x1D) ...................................................................... 7-10
Index Register (0x20)............................................................................................... 7-10
Type of Service Register (TOS) (0x21).................................................................... 7-10
Socket Config Status Low Register (0x22)............................................................... 7-11
Socket Status Mid Register (0x23)........................................................................... 7-13
Socket Activate Register (0x24)............................................................................... 7-14
Socket Interrupt Register (0x26) .............................................................................. 7-14
Socket Data Available Register (0x28)..................................................................... 7-15
Socket Interrupt Mask Low Register (0x2A)............................................................. 7-16
Socket Interrupt Mask High Register (0x2B)............................................................ 7-16
Socket Interrupt Low Register (0x2C)...................................................................... 7-17
Socket Interrupt High Register (0x2D) ..................................................................... 7-17
Socket Data Register (0x2E).................................................................................... 7-18
TCP Data Send and Buffer Out Length Registers (0x30-0x31)............................... 7-18
Buffer In Length Registers (0x32-0x33) ................................................................... 7-18
Urgent Data Pointer Registers (0x34-0x35)............................................................. 7-18
Their Port Registers (0x36-0x37)............................................................................. 7-19
Our Port Registers (0x38-0x39) ............................................................................... 7-19
Socket Status High Register (0x3A)......................................................................... 7-19
Their IP Address Registers (0x3C-0x3F)................................................................. 7-20
PPP Control and Status Register (0x60).................................................................. 7-21
PPP Interrupt Code (0x61)....................................................................................... 7-22
PPP Max Retry, (0x62).............................................................................................. 7-22
PAP String (0x64)..................................................................................................... 7-23
8.
DATA COMMUNICATIONS.......................................................................................................... 8-1
8.1.
8.2.
O
VERVIEW
............................................................................................................................... 8-1
S
ERIAL
P
ORT
R
EGISTER
M
AP
................................................................................................... 8-1
8.2.1.
Hardware Flow Control (RTS/CTS Handshaking) .......................................................... 8-2
8.2.2.
Serial Port Control........................................................................................................... 8-2
8.3.
TCP/UDP D
ATA
C
OMMUNICATIONS
.......................................................................................... 8-3
8.3.1.
TCP Data Communications ............................................................................................ 8-3
8.3.2.
UDP Data Communications............................................................................................ 8-4
9.
RESET FUNCTIONS .................................................................................................................... 9-1
9.1.
O
VERVIEW
............................................................................................................................... 9-1
9.1.1.
Hardware Reset Function ............................................................................................... 9-1
9.1.2.
Software Reset Function................................................................................................. 9-1
10. APPLICATION EXAMPLES........................................................................................................ 10-1
10.1.1.
10.1.2.
10.1.3.
In Case of x80 Family MPU with LCD Controller.......................................................... 10-1
In Case of 68k Family MPU with LCD Controller.......................................................... 10-2
In Case of Serial Interface with LCD Controller............................................................ 10-3
相關PDF資料
PDF描述
S-80230AG NEGATIVE VOLTAGE REGULATOR
S-80230AG-GA-S NEGATIVE VOLTAGE REGULATOR
S-80230AG-GA-T1 NEGATIVE VOLTAGE REGULATOR
S-80230AG-GA-T2 NEGATIVE VOLTAGE REGULATOR
S-80250AG NEGATIVE VOLTAGE REGULATOR
相關代理商/技術參數(shù)
參數(shù)描述
S760BK 功能描述:直流電源連接器 LOCKING MINI PWR PLG WHITE 0.080" 2.0mm RoHS:否 制造商:Kycon 產(chǎn)品:Receptacles 觸點內徑: 觸點外徑: 中心腳長度: 電流額定值:7.5 A 電壓額定值:20 V 安裝角:Right 安裝風格:Cable
S760BK-1MTR 制造商:Switchcraft 功能描述:Locking 2.0mm DC Power Plug Cable 1m
S760K 功能描述:直流電源連接器 DC PWR PLG 0.080" 1.7"L, BLK HAND. LCK RoHS:否 制造商:Kycon 產(chǎn)品:Receptacles 觸點內徑: 觸點外徑: 中心腳長度: 電流額定值:7.5 A 電壓額定值:20 V 安裝角:Right 安裝風格:Cable
S760K 制造商:Switchcraft 功能描述:JACK PLUG DC
S76121P 制造商:SUNTAC 制造商全稱:SUNTAC 功能描述:47A, 30V, 0.021 OHM, N-CHANNEL, LOGIC LEVEL ULTRAFET POWER MOSFETS