參數(shù)資料
型號: OR4E14
廠商: Lineage Power
英文描述: Field-Programmable Gate Arrays(現(xiàn)場可編程門陣列)
中文描述: 現(xiàn)場可編程門陣列(現(xiàn)場可編程門陣列)
文件頁數(shù): 104/132頁
文件大?。?/td> 2667K
代理商: OR4E14
104
Lucent Technologies Inc.
Preliminary Data Sheet
August 2000
ORCA Series 4 FPGAs
Ball
Bank
Pad
Function
Pair*
Differential
H1
H31
M1
M31
T1
T31
Y1
Y31
A1
A31
AA28
AA4
AE28
AE4
AH11
AH15
AH17
AH21
AH25
AH28
AH4
AH7
AJ29
AJ3
AK2
AK30
AL1
AL31
B2
B30
C29
C3
TR
TR
TR
TC
TC
TC
TC
TC
TL
TL
TL
TL
TL
CL
CL
CL
CL
CL
BL
BL
BL
BL
BL
BC
BC
BC
BC
BC
BR
BR
BR
BR
V
SS
V
SS
V
SS
V
SS
V
SS
V
SS
V
SS
V
SS
V
DD
15
V
DD
15
V
DD
15
V
DD
15
V
DD
15
V
DD
15
V
DD
15
V
DD
15
V
DD
15
V
DD
15
V
DD
15
V
DD
15
V
DD
15
V
DD
15
V
DD
15
V
DD
15
V
DD
15
V
DD
15
V
DD
15
V
DD
15
V
DD
15
V
DD
15
V
DD
15
V
DD
15
Pin Information
(continued)
Table 45. OR4E6 432-Pin EBGA
(continued)
* Differential pairs and physical locations are numbered within each bank (e.g., L19C_A0 is ninteenth pair in an associated bank). The C indi-
cates complementary differential whereas a T indicates true differential. The _A0 indicates the physical location is adjacent balls in either hor-
zontal/vertical direction. Other physical indicators are as follows:
_A1 indicates one ball between pairs.
_A2 indicates two balls between pairs.
_D0 indicates balls are diagonally adjacent.
_D1 indicates diagonally adjacent separated by one physical ball.
相關(guān)PDF資料
PDF描述
OR4E2 Field-Programmable Gate Arrays(現(xiàn)場可編程門陣列)
OR4E4 Field-Programmable Gate Arrays(現(xiàn)場可編程門陣列)
OR4E6 Field-Programmable Gate Arrays(現(xiàn)場可編程門陣列)
ORT4622 Field-Programmable System Chip (FPSC) Four Channel x 622 Mbits/s Backplane Transceiver(現(xiàn)場可編程系統(tǒng)芯片(四通道x 622 M位/秒背板收發(fā)器))
ORT8850 Field-Programmable System Chip(現(xiàn)場可編程系統(tǒng)芯片)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
OR4E2 制造商:AGERE 制造商全稱:AGERE 功能描述:Field-Programmable Gate Arrays
OR4E2-1BA256 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
OR4E2-1BA352 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
OR4E2-1BA416 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
OR4E2-1BC432 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA