參數(shù)資料
型號(hào)： NAND512W3A2SN6E
元件分類(lèi)： PROM
英文描述： 64M X 8 FLASH 3V PROM, PDSO48
封裝： 12 X 20 MM, ROHS COMPLIANT, PLASTIC, TSOP-48
文件頁(yè)數(shù)： 13/51頁(yè)
文件大?。?/td> 1009K
代理商： NAND512W3A2SN6E
Device operations
Numonyx SLC SP 70 nm
210403 - Rev 3
Figure 7.
Pointer operations for programming
6.2
Read memory array
Each operation to read the memory area starts with a pointer operation as shown in the
Section 6.1: Pointer operations. Once the area (main or spare) has been selected using the
Read A, Read B or Read C commands four bus cycles are required to input the address
(refer to Table 7 and Table 8) of the data to be read.
The device defaults to read A mode after power-up or a reset operation.
When reading the spare area addresses:
l
A0 to A3 (x8 devices)
l
A0 to A2 (x16 devices)
are used to set the start address of the spare area while addresses:
l
A4 to A7 (x8 devices)
l
A3 to A7 (x16 devices)
are ignored.
Once the Read A or Read C commands have been issued they do not need to be reissued
for subsequent read operations as the pointer remains in the respective area. However, the
Read B command is effective for only one operation, once an operation has been executed
in area B the pointer returns automatically to area A and so another Read B command is
required to start another read operation in area B.
Once a Read command is issued two types of operations are available: random read and
page read.
6.2.1
Random read
Each time the command is issued the first read is random read.
ai07591
I/O
Address
Inputs
Data Input
10h
80h
Areas A, B, C can be programmed depending on how much data is input. Subsequent 00h commands can be omitted.
AREA A
00h
Address
Inputs
Data Input
10h
80h
00h
I/O
Address
Inputs
Data Input
10h
80h
Areas B, C can be programmed depending on how much data is input. The 01h command must be re-issued before each program.
AREA B
01h
Address
Inputs
Data Input
10h
80h
01h
I/O
Address
Inputs
Data Input
10h
80h
Only Areas C can be programmed. Subsequent 50h commands can be omitted.
AREA C
50h
Address
Inputs
Data Input
10h
80h
50h
相關(guān)PDF資料
PDF描述
NAND99R3M2AZBB5E SPECIALTY MEMORY CIRCUIT, PBGA107
NAND99W3M1AZBC5F SPECIALTY MEMORY CIRCUIT, PBGA137
NANDB9R4N2BZBA5F SPECIALTY MEMORY CIRCUIT, PBGA149
NANDBAR4N1BZBC5F SPECIALTY MEMORY CIRCUIT, PBGA137
NANDB9R4N2CZBA5E SPECIALTY MEMORY CIRCUIT, PBGA149
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
NAND512W3A2SN6F 制造商:Micron Technology Inc 功能描述:512MB NAND FLASH 制造商:Micron Technology Inc 功能描述:NAND - Tape and Reel
NAND512W3A2SZA6E 制造商:Micron Technology Inc 功能描述:SLC NAND Flash Parallel 3V/3.3V 512Mbit 64M x 8bit 12us 63-Pin VFBGA Tray 制造商:Micron Technology Inc 功能描述:NAND - Trays 制造商:Micron Technology Inc 功能描述:MICNAND512W3A2SZA6E 512MB NAND FLASH 制造商:Micron Technology 功能描述:SLC NAND Flash Parallel 3V/3.3V 512Mbit 64M x 8bit 12us 63-Pin VFBGA Tray
NAND512W3A2SZA6F 制造商:Micron Technology Inc 功能描述:SLC NAND Flash Parallel 3V/3.3V 512Mbit 64M x 8bit 12us 63-Pin VFBGA T/R 制造商:Micron Technology Inc 功能描述:NAND - Tape and Reel 制造商:Micron Technology 功能描述:SLC NAND Flash Parallel 3V/3.3V 512Mbit 64M x 8bit 12us 63-Pin VFBGA T/R
NAND512W4A0AN6E 功能描述:閃存 NAND & S.MEDIA FLASH RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線(xiàn)寬度:1 bit 存儲(chǔ)類(lèi)型:Flash 存儲(chǔ)容量:2 MB 結(jié)構(gòu):256 K x 8 定時(shí)類(lèi)型: 接口類(lèi)型:SPI 訪(fǎng)問(wèn)時(shí)間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel
NAND512W4A0AZA6E 制造商:Micron Technology Inc 功能描述:FLASH PARALLEL 3V/3.3V 512MBIT 32MX16 12US 63VFBGA - Trays
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*