- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4100 > MC68EC060RC50 (Freescale Semiconductor)IC MPU 32BIT 50MHZ 206-PGA PDF資料下載
參數(shù)資料
| 型號： | MC68EC060RC50 |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 17/128頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MPU 32BIT 50MHZ 206-PGA |
| 標(biāo)準(zhǔn)包裝： | 10 |
| 系列： | M680x0 |
| 處理器類型： | M680x0 32-位 |
| 速度： | 50MHz |
| 電壓： | 3.3V |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 206-BEPGA |
| 供應(yīng)商設(shè)備封裝： | 206-PGA（47.25x47.25） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁
Caches
5-14
M68060 USER’S MANUAL
MOTOROLA
5.9 STORE BUFFER
The MC68060 processor provides a four-entry store buffer (16 bytes maximum). This store
buffer is a FIFO buffer that can be used for deferring pending writes to imprecise pages to
maximize performance.
For operand writes destined for the store buffer, the operand execution pipeline incurs no
stalls. The store buffer effectively provides a measure of decoupling between the pipeline’s
ability to generate writes (one write per cycle maximum) and the ability of the system bus to
retire those writes (one write per two cycles minimum). When writing to imprecise pages,
only in the event the store buffer becomes full and there is a write operation in the EX cycle
of the operand execution pipeline will a stall be incurred.
If the store buffer is not utilized (store buffer disabled or cache inhibited, precise mode), sys-
tem bus cycles are generated directly for each pipeline write operation. The instruction is
held in the EX cycle of the operand execution pipeline (OEP) until bus transfer termination
is received. This means each write operation is stalled for a minimum of five cycles in the
EX cycle when the store buffer is not utilized.
A store buffer enable bit is contained in the CACR. This bit can be set and cleared via the
MOVEC instruction. Upon reset, this bit is cleared and all writes are precise. When the bit is
set, the cache mode generated by the MMU is used. The store buffer is utilized by the cach-
able/writethrough and the cache-inhibited/imprecise modes.
The store buffer can queue data up to four bytes in width per entry. Each entry matches a
corresponding bus cycle it will generate; therefore, a misaligned long-word write to a
writethrough page will create two entries if the address is to an odd word boundary, three
entries if to an odd byte boundary—one per bus cycle.
A misaligned write access which straddles a precise/imprecise page boundary will use the
store buffer for the imprecise portion of the write.
5.10 PUSH BUFFER AND STORE BUFFER BUS OPERATION
Once either the store buffer or the push buffer has valid data, the MC68060 bus controller
uses the next available bus cycle to generate the appropriate write cycles. In the event that
during the continued instruction execution by the processor pipeline another system bus
cycle is required (e.g., data cache miss to process, address translation cache (ATC)
tablesearch to perform), the pipeline will stall until both push and store buffers are empty
before generating the required system bus transaction.
Certain instructions and exception processing which synchronize the MC68060 processor
pipeline guarantee both push and store buffers are empty before proceeding.
5.11 BRANCH CACHE
The branch cache plays a major role in achieving the performance levels of the MC68060
processor. The branch cache provides a table associating branch program counter values
with the corresponding branch target virtual addresses. The fundamental concept is to pro-
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT71V65803S133BGG8 | IC SRAM 9MBIT 133MHZ 119BGA |
| MPC8270ZUUPEA | IC MPU POWERQUICC II 480-TBGA |
| IDT71V65803S133BG8 | IC SRAM 9MBIT 133MHZ 119BGA |
| MPC860PCZQ66D4 | IC MPU PWRQUICC 66MHZ 357-PBGA |
| IDT71V65803S100BGG8 | IC SRAM 9MBIT 100MHZ 119BGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68EC060RC66 | 功能描述:微處理器 - MPU 32B W/ CACHE RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68EC060RC75 | 功能描述:微處理器 - MPU 32B W/ CACHE RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68EC060ZU50 | 功能描述:IC MPU 68K 50MHZ 304-TBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M680x0 標(biāo)準(zhǔn)包裝:1 系列:MPC85xx 處理器類型:32-位 MPC85xx PowerQUICC III 特點(diǎn):- 速度:1.2GHz 電壓:1.1V 安裝類型:表面貼裝 封裝/外殼:783-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:783-FCPBGA（29x29） 包裝:托盤 |
| MC68EC060ZU66 | 功能描述:微處理器 - MPU 32B W/ CACHE RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68EC060ZU75 | 功能描述:微處理器 - MPU 32B W/ CACHE RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。