參數(shù)資料
型號: MC68EC060RC50
廠商: Freescale Semiconductor
文件頁數(shù): 118/128頁
文件大?。?/td> 0K
描述: IC MPU 32BIT 50MHZ 206-PGA
標準包裝: 10
系列: M680x0
處理器類型: M680x0 32-位
速度: 50MHz
電壓: 3.3V
安裝類型: 通孔
封裝/外殼: 206-BEPGA
供應商設備封裝: 206-PGA(47.25x47.25)
包裝: 托盤
Table of Contents
MOTOROLA
M68060 USER’S MANUAL
xi
Section 3
Integer Unit
3.1
Integer Unit Execution Pipelines ................................................................... 3-1
3.2
Integer Unit Register Description .................................................................. 3-2
3.2.1
Integer Unit User Programming Model ....................................................... 3-2
3.2.1.1
Data Registers (D7–D0) ........................................................................... 3-2
3.2.1.2
Address Registers (A6–A0) ...................................................................... 3-2
3.2.1.3
User Stack Pointer (A7) ............................................................................ 3-2
3.2.1.4
Program Counter ...................................................................................... 3-3
3.2.1.5
Condition Code Register .......................................................................... 3-3
3.2.2
Integer Unit Supervisor Programming Model.............................................. 3-3
3.2.2.1
Supervisor Stack Pointer .......................................................................... 3-4
3.2.2.2
Status Register ......................................................................................... 3-4
3.2.2.3
Vector Base Register................................................................................ 3-4
3.2.2.4
Alternate Function Code Registers........................................................... 3-5
3.2.2.5
Processor Configuration Register............................................................. 3-5
Section 4
Memory Management Unit
4.1
Memory Management Programming Model.................................................. 4-3
4.1.1
User and Supervisor Root Pointer Registers .............................................. 4-3
4.1.2
Translation Control Register ....................................................................... 4-4
4.1.3
Transparent Translation Registers ............................................................. 4-6
4.2
Logical Address Translation.......................................................................... 4-7
4.2.1
Translation Tables ...................................................................................... 4-7
4.2.2
Descriptors................................................................................................ 4-12
4.2.2.1
Table Descriptors.................................................................................... 4-12
4.2.2.2
Page Descriptors .................................................................................... 4-12
4.2.2.3
Descriptor Field Definitions..................................................................... 4-13
4.2.3
Translation Table Example ....................................................................... 4-15
4.2.4
Variations in Translation Table Structure.................................................. 4-16
4.2.4.1
Indirect Action ......................................................................................... 4-16
4.2.4.2
Table Sharing Between Tasks................................................................ 4-17
4.2.4.3
Table Paging .......................................................................................... 4-17
4.2.4.4
Dynamically Allocated Tables................................................................. 4-17
4.2.5
Table Search Accesses ............................................................................ 4-19
4.2.6
Address Translation Protection................................................................. 4-20
4.2.6.1
Supervisor and User Translation Tables ................................................ 4-21
4.2.6.2
Supervisor Only ...................................................................................... 4-22
4.2.6.3
Write Protect ........................................................................................... 4-22
4.3
Address Translation Caches....................................................................... 4-24
4.4
Transparent Translation.............................................................................. 4-27
4.5
Address Translation Summary.................................................................... 4-28
4.6
RSTI and MDIS Effect on the MMU ............................................................ 4-28
4.6.1
Effect of RSTI on the MMUs ..................................................................... 4-28
相關PDF資料
PDF描述
IDT71V65803S133BGG8 IC SRAM 9MBIT 133MHZ 119BGA
MPC8270ZUUPEA IC MPU POWERQUICC II 480-TBGA
IDT71V65803S133BG8 IC SRAM 9MBIT 133MHZ 119BGA
MPC860PCZQ66D4 IC MPU PWRQUICC 66MHZ 357-PBGA
IDT71V65803S100BGG8 IC SRAM 9MBIT 100MHZ 119BGA
相關代理商/技術參數(shù)
參數(shù)描述
MC68EC060RC66 功能描述:微處理器 - MPU 32B W/ CACHE RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68EC060RC75 功能描述:微處理器 - MPU 32B W/ CACHE RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68EC060ZU50 功能描述:IC MPU 68K 50MHZ 304-TBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M680x0 標準包裝:1 系列:MPC85xx 處理器類型:32-位 MPC85xx PowerQUICC III 特點:- 速度:1.2GHz 電壓:1.1V 安裝類型:表面貼裝 封裝/外殼:783-BBGA,F(xiàn)CBGA 供應商設備封裝:783-FCPBGA(29x29) 包裝:托盤
MC68EC060ZU66 功能描述:微處理器 - MPU 32B W/ CACHE RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68EC060ZU75 功能描述:微處理器 - MPU 32B W/ CACHE RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324