- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄44573 > LM98640W-MPR (NATIONAL SEMICONDUCTOR CORP) SPECIALTY ANALOG CIRCUIT, CQFP68 PDF資料下載
參數(shù)資料
| 型號(hào)： | LM98640W-MPR |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | 模擬信號(hào)調(diào)理 |
| 英文描述： | SPECIALTY ANALOG CIRCUIT, CQFP68 |
| 封裝： | CERAMIC, QFP-68 |
| 文件頁(yè)數(shù)： | 30/50頁(yè) |
| 文件大小： | 1688K |
| 代理商： | LM98640W-MPR |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)當(dāng)前第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)
Configuration
Registers
need
to
be
written
with
baseline
values
after
power-up
to
place
part
in
a
valid
state.
Address
(Binary)
Register
Title
(Mnemonic)
Baseline
(Binary)
Register/Bit
Description
Bit
7
Bit
6
Bit
5
Bit
4
Bit
3
Bit
2
Bit
1
Bit
0
Analog
Configuration
00
0000
Main
Configuration
0000
0100
Not
Used
Coarse
DAC
Enable
Fine
DAC
Enable
Reserved
CLPIN
Gating
Enable
CDS
Gain
Enable
Reserved
CDS
Enable
00
0001
Powerdown
Control
0000
Master
Powerdown
VCLP
Powerdown
Ch2
Ref
Buf
Powerdown
Ch1
Ref
Buf
Powerdown
Ch2
PGA
Powerdown
Ch1
PGA
Powerdown
Ch2
ADC
Powerdown
Ch1
ADC
Powerdown
00
0010
PGA
Power
Trimming
0010
0100
Reserved
PGA
Stage
2
Bias
Current
Trimming
PGA
Stage
1
Bias
Current
Trimming
00
0011
ADC
Power
Trimming
0101
1011
Reserved
ADC
Current
Trimming
2
ADC
Current
Trimming
1
00
0100
VCLP
Control
0111
0100
Not
Used
Buffer
Enable
VCLP
Enable
VCLP
Voltage
Level
00
0101
LVDS
Output
Modes
0000
1110
Clear
Reserved
Quad
Lane
Enable
LVDS
Enable
LVDS
Control
00
0110
Sample
&
Hold
1000
0001
S/H
Enable
Not
Used
Ref
Buf
Power
Level
Reserved
00
0111
Status
0000
Not
Used
False
Lock
00
1000
Reserved
0000
Reserved
00
1001
Clock
Monitor
0000
Not
Used
Enable/Select
Not
Used
00
1010
Reserved
0000
Not
Used
00
1011
Reserved
0000
Not
Used
00
1100
Reserved
0000
Not
Used
00
1101
Reserved
0000
Not
Used
00
1110
Reserved
0000
Not
Used
00
1111
Reserved
0000
Not
Used
Gain
&
Offset
DAC
Configuration
01
0000
CDAC1
0000
Not
Used
Offset
bit
8
01
0001
CDAC1
1111
Offset
Value
bits
7:0
01
0010
FDAC1
0000
Not
Used
Offset
bit
8
01
0011
FDAC1
1111
Offset
Value
bits
7:0
01
0100
Reserved
0000
Not
Used
01
0101
PGA1
0110
0001
PGA
Gain
Value
01
0110
Reserved
0000
Not
Used
01
0111
Reserved
0000
Not
Used
01
1000
CDAC2
0000
Not
Used
Offset
Bit
8
01
1001
CDAC2
1111
Offset
Value
bits
7:0
www.national.com
36
LM98640QML
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LMC555CBP/NOPB | PULSE; RECTANGULAR, 3 MHz, TIMER, PBGA8 |
| 5962-8950305PA | PULSE; RECTANGULAR, 3 MHz, TIMER, CDIP8 |
| LMC555M | PULSE; RECTANGULAR, 3 MHz, TIMER, PDSO8 |
| LMC555ENG | PULSE; RECTANGULAR, 3 MHz, TIMER, PDIP8 |
| LMH6580VSX | 8-CHANNEL, CROSS POINT SWITCH, PQFP48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LM98704CCMT/NOPB | 制造商:Texas Instruments 功能描述: |
| LM98714 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Three Channel, 16-Bit, 45 MSPS Digital Copier Analog Front End with Integrated CCD/CIS Sensor Timing Generator and LVDS Output |
| LM98714BCMT | 制造商:Texas Instruments 功能描述:AFE Video 1ADC 16-Bit 3.3V 48-Pin TSSOP Rail |
| LM98714BCMT/NOPB | 功能描述:ADC / DAC多通道 16B,45MSPS Digital Copier AFE RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換速率: 分辨率:8 bit 接口類型:SPI 電壓參考: 電源電壓-最大:3.6 V 電源電壓-最小:2 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-40 |
| LM98714BCMTX/NOPB | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。