- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄44573 > LM98640W-MPR (NATIONAL SEMICONDUCTOR CORP) SPECIALTY ANALOG CIRCUIT, CQFP68 PDF資料下載
參數(shù)資料
| 型號(hào)： | LM98640W-MPR |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | 模擬信號(hào)調(diào)理 |
| 英文描述： | SPECIALTY ANALOG CIRCUIT, CQFP68 |
| 封裝： | CERAMIC, QFP-68 |
| 文件頁數(shù)： | 19/50頁 |
| 文件大小： | 1688K |
| 代理商： | LM98640W-MPR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
30064711
FIGURE 10. Equivalent Input Switched Capacitance S/H
Mode
CDS Mode Biasing
Correlated Double Sampling mode does not require as pre-
cise a DC bias point as does Sample and Hold mode. This is
due mainly to the nature of CDS itself, that is, the Video Signal
voltage is referenced to the Reset Level voltage instead of the
static DC VCLP voltage. The common mode voltage of these
two points on the CCD waveform have little bearing on the
resulting differential result. However, the DC bias point does
need to be established to ensure the CCD waveform’s com-
mon mode voltage is within rated operating ranges.
30064712
FIGURE 11. CDS Mode Simplified Input Diagram
The CDS mode biasing can be performed in the same way as
described in the Sample and Hold Mode Biasing section, or,
an external resistor divider can be placed across the OS
X-
input to provide the DC bias voltage. In CDS Mode the OS
X+
pins should each be decoupled with 0.1F capacitors to
ground.
30064713
FIGURE 12. CDS Mode Input Bias Current
Unlike in Sample and Hold Mode, the input bias current in
CDS Mode is relatively small. Due to the architecture of CDS
switching, the average charge loss or gain on the input node
is ideally zero over the duration of a pixel. This results in a
much lower input bias current, whose main source is parasitic
impedances and leakage currents. As a result of the lower
input bias current in CDS Mode, maintaining the DC Bias point
the input node over the length of a line will require a much
smaller AC input coupling capacitor.
VCLP DAC
The VCLP pin can be used to provide the reference level for
incoming signals in Sample and Hold Mode. The pin is driven
by the VCLP DAC, the VCLP DAC has five bits and has an
approximate range of 2.9V. The VCLP DAC is controlled by
the VCLP Control Register (0x04), and programmable
through the serial interface.
www.national.com
26
LM98640QML
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LMC555CBP/NOPB | PULSE; RECTANGULAR, 3 MHz, TIMER, PBGA8 |
| 5962-8950305PA | PULSE; RECTANGULAR, 3 MHz, TIMER, CDIP8 |
| LMC555M | PULSE; RECTANGULAR, 3 MHz, TIMER, PDSO8 |
| LMC555ENG | PULSE; RECTANGULAR, 3 MHz, TIMER, PDIP8 |
| LMH6580VSX | 8-CHANNEL, CROSS POINT SWITCH, PQFP48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LM98704CCMT/NOPB | 制造商:Texas Instruments 功能描述: |
| LM98714 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Three Channel, 16-Bit, 45 MSPS Digital Copier Analog Front End with Integrated CCD/CIS Sensor Timing Generator and LVDS Output |
| LM98714BCMT | 制造商:Texas Instruments 功能描述:AFE Video 1ADC 16-Bit 3.3V 48-Pin TSSOP Rail |
| LM98714BCMT/NOPB | 功能描述:ADC / DAC多通道 16B,45MSPS Digital Copier AFE RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換速率: 分辨率:8 bit 接口類型:SPI 電壓參考: 電源電壓-最大:3.6 V 電源電壓-最小:2 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-40 |
| LM98714BCMTX/NOPB | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。