- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384283 > EDX5116ADSE (Elpida Memory, Inc.) 512M bits XDR⑩ DRAM PDF資料下載
參數(shù)資料
| 型號： | EDX5116ADSE |
| 廠商： | Elpida Memory, Inc. |
| 英文描述： | 512M bits XDR⑩ DRAM |
| 中文描述： | 512M比特的XDR DRAM的⑩ |
| 文件頁數(shù)： | 14/78頁 |
| 文件大小： | 3311K |
| 代理商： | EDX5116ADSE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁
Data Sheet E1033E30 (Ver. 3.0)
14
EDX5116ADSE
Request Packet Interactions
A summary of request packet interactions is shown in Table 7.
Each case is limited to request packets with commands that
perform memory operations (including refresh commands).
This includes all commands in ROWA, ROWP, COL, and
COLM packets. The commands in COLX packets are
described in later sections. See “Maintenance Operations” on
page 40.
Request packet/command “a” is followed by request packet/
command “b”. The minimum possible spacing between these
two packet/commands is 0*t
CYCLE
. However, a larger time
interval may be needed because of a resource interaction
between the two packet/commands. If the minimum possible
spacing is 0*t
CYCLE
, then an entry of “No limit” is shown in
the table.
Note that the spacing values shown in the table are relative to
the
effective
beginning of a packet/command. The use of the
delay field with a command will delay the position of the effec-
tive packet/command from the position of the actual packet/
command. See “Dynamic Request Scheduling” on page 20.
Any of the packet/command encodings under one of the four
operation types is equivalent in terms of the resource con-
straints. Therefore, both the horizontal columns (packet “a”)
and vertical rows (packet “b”) of the interaction table are
divided into four major groups.
The four possible operation types for request packets a and b
include:
;
[A] Activate Row
ROWA/ACT
ROWP/REFA
ROWP/REFI
;
[R] Read Column
COL/RD
;
[W] Write Column
COL/WR
COLM/WRM
;
[P] Precharge Row
ROWP/PRE
ROWP/REFP
Table 7
Packet Interaction Summary
Second packet/command to bank Bb
Activate Row [A]
Read Column [R]
Write Column [W]
Precharge Row [P]
First packet/command to bank Ba
ROWA - ACT Bb
ROWP - REFA Bb
ROWP - REFI Bb
COL - RD Bb
COL - WR Bb
COLM - WRM Bb
ROWP - PRE Bb
ROWP - REFP Bb
Activate Row [A]
ROWA - ACT Ba
ROWP - REFA Ba
ROWP - REFI Ba
Ba,Bb different
Case AAd: t
RR
Case ARd: No limit
Case AWd: No limit
Case APd: No limit
Ba,Bb same
Case AAs: t
RC
Case ARs: t
RCD-R
Case AWs: t
RCD-W
Case APs: t
RAS
Read Column [R]
COL - RD Ba
Ba,Bb different
Case RAd: No limit
Case RRd: t
CC
Case RWd:
a
t
Δ
RW
Case RPd: No limit
Ba,Bb same
Case RAs:
b
t
RDP
+t
RP
Case RRs: t
CC
Case RWs:
a
t
Δ
RW
Case RPs: t
RDP
Write Column [W]
COL - WR Ba
COLM - WRM Ba
Ba,Bb different
Case WAd: No limit
Case WRd
c
t
Δ
WR
Case WWd: t
CC
Case WPd: No limit
Ba,Bb same
Case WAs
b
: t
WRP
+t
RP
Case WRs:
c
t
Δ
WR
Case WWs: t
CC
Case WPs: t
WRP
Precharge Row [P]
ROWP - PRE Ba
ROWP - REFP Ba
Ba,Bb different
Case PAd: No limit
Case PRd: No limit
Case PWd: No limit
Case PPd: t
PP
Ba,Bb same
Case PAs: t
RP
Case PRs:
d
t
RP
+t
RCD-R
Case PWs:
d
t
RP
+t
RCD-W
Case PPs: t
RC
See Examples:
Figure 4
Figure 5
Figure 6
Figure 7
a. t
Δ
RW
is equal to t
CC
+ t
RW-BUB,XDRDRAM
+ t
CAC
- t
CWD
and is defined in Table 17. This also depends upon propagation delay - See “Propagation Delay”
on page 28.
b. A PRE command is needed between the RD and ACT/REFA commands or the WR/WRM and ACT/REFA commands.
c. t
WR
is defined in Table 17.
d.An ACT command is needed between the PRE/REFP and RD commands or the PRE/REFP and WR/WRM commands.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EDX5116ADSE-3B-E | 512M bits XDR⑩ DRAM |
| EDX5116ADSE-3C-E | 512M bits XDR⑩ DRAM |
| EDX5116ADSE-4D-E | 512M bits XDR⑩ DRAM |
| EDX5116ADSE-3A-E | 512M bits XDR⑩ DRAM |
| EDZ20B | Low Current Operation at 250 ，Low Reverse Leakage,Low Noise Zener Diode |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EDX5116ADSE-3A-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits XDR⑩ DRAM |
| EDX5116ADSE-3B-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits XDR⑩ DRAM |
| EDX5116ADSE-3C-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits XDR? DRAM |
| EDX5116ADSE-4D-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits XDR⑩ DRAM |
| EDXSPECTRUMDAT/5962R8773901VDA | 制造商:Analog Devices 功能描述:SPECTRUM ANALYSIS - Literature |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。