參數資料
型號： DS3105LN+
廠商： Maxim Integrated Products
文件頁數： 77/124頁
文件大?。?/td> 0K
描述： IC TIMING LINE CARD 64-LQFP
產品培訓模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標準包裝： 160
類型： 定時卡 IC，多路復用器
PLL： 是
主要目的： 以太網，SONET/SDH，Stratum，電信
輸入： CMOS，LVDS，LVPECL，TTL
輸出： CMOS，LVDS，LVPECL，TTL
電路數： 1
比率 - 輸入:輸出： 5:2
差分 - 輸入:輸出： 無/是
頻率 - 最大： 312.5MHz
電源電壓： 1.62 V ~ 1.98 V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 64-LQFP
供應商設備封裝： 64-LQFP（10x10）
包裝： 托盤
DS3105
56
Register Name:
MSR1
Register Description:
Master Status Register 1
Register Address:
05h
Bit #
7
6
5
4
3
2
1
0
Name
—
IC6
IC5
IC4
IC3
—
Default
1
0
1
Bits 5 to 2: Input Clock Status Change (IC[6:3]). Each of these latched status bits is set to 1 when the
corresponding VALSR1 status bit changes state (set or cleared). Each bit is cleared when written with a 1 and not
set again until the VALSR1 bit changes state again. When one of these latched status bits is set, it can cause an
interrupt request on the INTREQ pin if the corresponding interrupt enable bit is set in the IER1 register. See
Section 7.5 for input clock validation/invalidation criteria.
Register Name:
MSR2
Register Description:
Master Status Register 2
Register Address:
06h
Bit #
7
6
5
4
3
2
1
0
Name
STATE
SRFAIL
—
IC9
Default
0
1
Bit 7: T0 DPLL State Change (STATE). This latched status bit is set to 1 when the operating state of the T0 DPLL
changes. STATE is cleared when written with a 1 and not set again until the operating state changes again. When
STATE is set it can cause an interrupt request on the INTREQ pin if the STATE interrupt enable bit is set in the
IER2 register. The current operating state can be read from the T0STATE field of the OPSTATE register. See
Section 7.7.1.
Bit 6: Selected Reference Failed (SRFAIL). This latched status bit is set to 1 when the selected reference to the
T0 DPLL fails, (i.e., no clock edges in two UI). SRFAIL is cleared when written with a 1. When SRFAIL is set it can
cause an interrupt request on the INTREQ pin if the SRFAIL interrupt enable bit is set in the IER2 register. SRFAIL
is not set in free-run mode or holdover mode. See Section 7.5.3.
Bit 0: Input Clock Status Change (IC9). This latched status bit is set to 1 when the corresponding VALSR status
bit changes state (set or cleared). Each bit is cleared when written with a 1 and not set again until the VALSR2 bit
changes state again. When this latched status bit is set it can cause an interrupt request on the INTREQ pin if the
corresponding interrupt enable bit is set in the IER2 register. See Section 7.5 for input clock validation/invalidation
criteria.
Register Name:
FREQ3
Register Description:
Frequency Register 3
Register Address:
07h
Bit #
7
6
5
4
3
2
1
0
Name
—
FREQ[18:16]
Default
0
Bits 2 to 0: Current DPLL Frequency (FREQ[18:16]). See the FREQ1 register description.
相關PDF資料
PDF描述
DS3106LN+ IC TIMING LINE CARD 64-LQFP
DS3231MZ+ IC RTC I2C 8SOIC
DS3231SN#T&R IC RTC W/TCXO 16-SOIC
DS3232MZ+ IC RTC W/SRAM I2C 8SOIC
DS3232SN#T&R IC RTC W/TCXO 20-SOIC
相關代理商/技術參數
參數描述
DS3105LN+ 功能描述:計時器和支持產品 Line Card Timing IC RoHS:否 制造商:Micrel 類型:Standard 封裝 / 箱體:SOT-23 內部定時器數量:1 電源電壓-最大:18 V 電源電壓-最小:2.7 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Reel
DS3106 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Line Card Timing IC
DS3106A10SL3S(621) 制造商:Amphenol Corporation 功能描述:
DS3106A14S2S 制造商:Amphenol Corporation 功能描述:
DS3106A14S2S(621) 制造商:Amphenol Corporation 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯系方式

*
*
*