- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1994 > DS3105LN+ (Maxim Integrated Products)IC TIMING LINE CARD 64-LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | DS3105LN+ |
| 廠商： | Maxim Integrated Products |
| 文件頁(yè)數(shù)： | 114/124頁(yè) |
| 文件大小： | 0K |
| 描述： | IC TIMING LINE CARD 64-LQFP |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 160 |
| 類型： | 定時(shí)卡 IC，多路復(fù)用器 |
| PLL： | 是 |
| 主要目的： | 以太網(wǎng)，SONET/SDH，Stratum，電信 |
| 輸入： | CMOS，LVDS，LVPECL，TTL |
| 輸出： | CMOS，LVDS，LVPECL，TTL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 5:2 |
| 差分 - 輸入:輸出： | 無/是 |
| 頻率 - 最大： | 312.5MHz |
| 電源電壓： | 1.62 V ~ 1.98 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-LQFP |
| 供應(yīng)商設(shè)備封裝： | 64-LQFP（10x10） |
| 包裝： | 托盤 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)當(dāng)前第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)
DS3105
9
4.
Detailed Description
Figure 3-1 illustrates the blocks described in this section and how they relate to one another. Section 5 provides a
detailed feature list.
The DS3105 is a complete line card timing IC. At the core of this device are two digital phase-locked loops (DPLLs)
labeled T0 and T4
1. DPLL technology makes use of digital-signal processing (DSP) and digital-frequency synthesis
(DFS) techniques to implement PLLs that are precise, flexible, and have consistent performance over voltage,
temperature, and manufacturing process variations. The DS3105’s DPLLs are digitally configurable for input and
output frequencies, loop bandwidth, damping factor, pull-in/hold-in range, and a variety of other factors. Both
DPLLs can directly lock to many common telecom frequencies and also can lock at 8kHz to any multiple of 8kHz
up to 156.25MHz. The DPLLs can also tolerate and filter significant amounts of jitter and wander.
In typical line card applications, the T0 DPLL takes reference clock signals from two redundant system timing
cards, monitors both, selects one, and uses that reference to produce a variety of clocks that are needed to time
the outgoing traffic interfaces of the line card (SONET/SDH, Synchronous Ethernet, etc.). To perform this role in a
variety of systems with diverse performance requirements, the T0 DPLL has a sophisticated feature set and is
highly configurable. T0 can automatically transition among free-run, locked, and holdover states without software
intervention. In free-run, T0 generates a stable, low-noise clock with the same frequency accuracy as the external
oscillator connected to the REFCLK pin. With software calibration the DS3105 can even improve the accuracy to
within
±0.02ppm. When at least one input reference clock has been validated, T0 transitions to the locked state in
which its output clock accuracy is equal to the accuracy of the input reference. While in the locked state, T0
acquires an average frequency value to use as the holdover frequency. When its selected reference fails, T0 can
very quickly detect the failure and enter the holdover state to avoid affecting its output clock. From holdover it can
automatically switch to another input reference, again without affecting its output clock (hitless switching).
Switching among input references can be either revertive or nonrevertive. When all input references are lost, T0
stays in holdover in which it generates a stable low-noise clock with initial frequency accuracy equal to its stored
holdover value and drift performance determined by the quality of the external oscillator. T0 can also perform
phase build-outs and fine-granularity output clock phase adjustments.
In the DS3105 the T4 DPLL can only be used as an optional clock monitoring block. T4 can be directed to lock to
an input clock and can measure the frequency of the input clock or the phase difference between two input clocks.
At the front end of the T0 DPLL is the Input Clock Selector, Divider, and Monitor (ICSDM) block. This block
continuously monitors as many as 5 different input clocks of various frequencies for activity and coarse frequency
accuracy. In addition, ICSDM maintains an input clock priority table for the T0 DPLL, and can automatically select
and provide the highest priority valid clock to T0 without any software intervention. The ICSDM block can also
divide the selected clock down to a lower rate as needed by the DPLL.
The Output Clock Synthesizer and Selector (OCSS) block shown in Figure 3-1 and in more detail in Figure 7-1
contains three output APLLs—T0 APLL, T0 APLL2, and T4 APLL—and their associated DFS engines and output
divider logic plus several additional DFS engines. The APLL DFS blocks perform frequency translation, creating
clocks of other frequencies that are phase/frequency locked to the output clock of the associated DPLL. The APLLs
multiply the clock rates from the APLL DFS blocks and simultaneously attenuate jitter. Altogether the output blocks
of the DS3105 can produce more than 90 different output frequencies including common SONET/SDH, PDH, and
Synchronous Ethernet rates plus 2kHz and 8kHz frame-sync pulses. Note that in the DS3105 the T4 APLL and its
DFS engine are hardwired to the T0 DPLL and cannot be connected to the T4 DPLL.
The entire chip is clocked from the external oscillator connected to the REFCLK pin. Thus, the free-run and
holdover stability of the DS3105 is entirely a function of the stability of the external oscillator, the performance of
which can be selected to match the application: XO or TCXO. The 12.8MHz clock from the external oscillator is
1
These names are adapted from output ports of the SETS function specified in ITU-T and ETSI standards such as ETSI EN 300 462-2-1.
Although strictly speaking these names are appropriate only for timing card ICs such as the DS3100 that can serve as the SETS function, the
names have been carried over to the DS3105 so that all of the products in Maxim’s timing IC product line have consistent nomenclature.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS3106LN+ | IC TIMING LINE CARD 64-LQFP |
| DS3231MZ+ | IC RTC I2C 8SOIC |
| DS3231SN#T&R | IC RTC W/TCXO 16-SOIC |
| DS3232MZ+ | IC RTC W/SRAM I2C 8SOIC |
| DS3232SN#T&R | IC RTC W/TCXO 20-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS3105LN+ | 功能描述:計(jì)時(shí)器和支持產(chǎn)品 Line Card Timing IC RoHS:否 制造商:Micrel 類型:Standard 封裝 / 箱體:SOT-23 內(nèi)部定時(shí)器數(shù)量:1 電源電壓-最大:18 V 電源電壓-最小:2.7 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Reel |
| DS3106 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Line Card Timing IC |
| DS3106A10SL3S(621) | 制造商:Amphenol Corporation 功能描述: |
| DS3106A14S2S | 制造商:Amphenol Corporation 功能描述: |
| DS3106A14S2S(621) | 制造商:Amphenol Corporation 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。