TABLE OF CONTENTS (Continued)
Paragraph
Number
Page
Number
Title
MOTOROLA
ColdFire2/2M User’s Manual
For More Information On This Product,
Go to: www.freescale.com
xi
3.1.10
3.1.11
3.1.12
3.1.13
3.1.14
3.1.15
3.1.16
3.1.17
3.2
3.2.1
3.2.1.1
3.2.1.2
3.2.1.3
3.2.1.4
3.2.1.5
3.2.2
3.3
3.3.1
3.3.2
3.3.3
3.3.4
3.4
3.5
3.6
3.7
3.7.1
3.7.2
3.8
3.8.1
3.8.2
3.9
3.10
3.10.1
3.10.1.1
3.10.1.2
3.10.1.3
3.10.2
Master Size (MSIZ[1:0])..........................................................................3-2
Master Transfer Acknowledge (MTAB) ..................................................3-2
Master Transfer Error Acknowledge (MTEAB).......................................3-3
Master Transfer Modifier (MTM[2:0])......................................................3-3
Master Transfer Start (MTSB) ................................................................3-3
Master Transfer Type (MTT[1:0]) ...........................................................3-3
Master Write Data Bus (MWDATA[31:0])...............................................3-4
Master Write Data Output Enable (MWDATAOE)..................................3-4
Data Transfer Mechanism ...........................................................................3-4
Transfer Type Control Signals................................................................3-4
ColdFire2/2M Access.........................................................................3-4
Alternate Master Access....................................................................3-5
Emulator Mode Access......................................................................3-5
Interrupt Acknowledge Access ..........................................................3-5
CPU Space Access ...........................................................................3-5
Data Bus Requirements .........................................................................3-5
Data Transfers.............................................................................................3-6
Byte, Word, and Longword Read Transfers...........................................3-6
Byte, Word, and Longword Write Transfers ...........................................3-9
Line Read Transfer...............................................................................3-11
Line Write Transfers .............................................................................3-14
Misaligned Operands.................................................................................3-18
Invalid Master Bus Cycles .........................................................................3-20
Pipeline Stalls............................................................................................3-20
Interrupt Acknowledge Bus Cycles............................................................3-21
Interrupt Acknowledge Bus Cycle (Terminated normally) ....................3-22
Spurious Interrupt Acknowledge Bus Cycle .........................................3-27
Master Bus Exception Control Cycles .......................................................3-27
Bus Errors.............................................................................................3-28
Fault-on-Fault Halt................................................................................3-29
Reset Operation.........................................................................................3-29
Master Bus Arbitration...............................................................................3-30
Master Bus Arbitration Algorithm..........................................................3-30
Park on ColdFire2/2M......................................................................3-30
Park on Alternate Master.................................................................3-30
Park on Current Master ...................................................................3-31
Bus Arbitration Programming Model.....................................................3-31
Section 4
Exception Processing
4.1
Exception Processing Overview..................................................................4-1
F
Freescale Semiconductor, Inc.
n
.