參數(shù)資料
型號： AD9925BBCZ
廠商： ANALOG DEVICES INC
元件分類： 消費家電
英文描述： CCD Signal Processor with Vertical Driver and Precision Timing Generator
中文描述： SPECIALTY CONSUMER CIRCUIT, PBGA96
封裝： 8 X 8 MM, 0.65 MM PITCH, LEAD FREE, PLASTIC, CSBGA-96
文件頁數(shù)： 52/96頁
文件大?。?/td> 1447K
代理商： AD9925BBCZ
AD9925
Rev. A | Page 52 of 96
POWER
SUPPLIES
SERIAL
WRITES
VD
(OUTPUT)
1H
1ST FIELD
SYNC
(INPUT)
DIGITAL
OUTPUTS
CLOCKS ACTIVE WHEN OUT_CONTROL
REGISTER IS UPDATED AT VD/HD EDGE
H1/H3, RG, DCLK
H2/H4
CLI
(INPUT)
HD
(OUTPUT)
1V
t
SYNC
0V
VH1 = VH2 = 15
VDVDD = DVDD = DR
VDD = RGVDD = TCVDD = A
VL = –7.5V
.0V
VDD = H
VDD = 3V
12
10
9
8
6
5
2
1
4
0
11
7
3
Figure 67. Recommended Power-Up Sequence and Synchronization, Master Mode
Recommended Power-Up Sequence for Master Mode
When the AD9925 is powered up, the following sequence is
recommended (refer to Figure 67 for each step). Note that a
SYNC signal is required for master mode operation. If an exter-
nal SYNC pulse is not available, it is also possible to generate an
internal SYNC pulse by writing to the SYNCPOL register, as
described in the next section.
1.
Turn on power supplies for the AD9925 and apply master
clock CLI.
2.
Reset the internal AD9925 registers by writing a 1 to the
SW_RESET register (Addr 0x10 in Bank 1).
3.
Write to the standby mode polarity registers 0x0A to 0x0D
to set the proper polarities for the V-driver inputs, in order
to avoid damage to the CCD. See Table 35 for settings.
4.
The V-driver supplies, VH and VL, can then be powered up
anytime after completing Step 3 to set the proper polarities.
5.
By default, the AD9925 is in standby 3 mode. To place the
part into normal power operation, write 0x004 to the AFE
OPRMODE register (Addr 0x00 in Bank 1).
6.
Write a 1 to the BANKSELECT register (Addr 0×7F)). This
will select Register Bank 2. Load Bank 2 registers with the
required VPAT group, vertical sequence, and field timing
information.
7.
Write a 0 to the BANKSELECT register to select Bank 1.
8.
By default, the internal timing core is held in a reset state
with TGCORE_RSTB register = 0. Write a 1 to the
TGCORE_RSTB register (Addr 0x15 in Bank 1) to start the
internal timing core operation. Note: If a 2x clock is used
for the CLI input, the CLIDIVIDE register (Addr 0x30)
should be set to 1
before
resetting the timing core.
9.
Load the required registers to configure the high speed
timing, horizontal timing, and shutter timing information.
10.
Configure the AD9925 for master mode timing by writing
a 1 to the MASTER register (Addr 0x20 in Bank 1).
11.
Write a 1 to the OUT_CONTROL register (Addr 0x11 in
Bank 1).This will allow the outputs to become active after
the next SYNC rising edge.
12.
Generate a SYNC event: If SYNC is high at power-up,
bring the SYNC input low for a minimum of 100 ns. Then
bring SYNC back to high. This will cause the internal
counters to reset and will start the VD/HD operation. The
first VD/HD edge allows most Bank 1 register updates to
occur, including OUT_CONTROL to enable all outputs.
相關(guān)PDF資料
PDF描述
AD9927 14-Bit CCD Signal Processor with V-Driver and Precision TimingTM Generator
AD9927BBCZ 14-Bit CCD Signal Processor with V-Driver and Precision TimingTM Generator
AD9927BBCZRL 14-Bit CCD Signal Processor with V-Driver and Precision TimingTM Generator
AD9929BBCZ CCD Signal Processor with Precision Timing Generator
AD9929 CCD Signal Processor with Precision Timing Generator
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9925BBCZRL 制造商:Analog Devices 功能描述:IC 12-BIT SIGNAL PROCESSOR
AD9925KBCZ 制造商:Analog Devices 功能描述:12 BIT, 36 MSPS CCD SIGNAL PROCESSOR W/VERTICAL DRIVER - Bulk
AD9926BBCZ 制造商:Analog Devices 功能描述:
AD9926BBCZRL 制造商:Analog Devices 功能描述:
AD9927 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit CCD Signal Processor with V-Driver and Precision TimingTM Generator
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*