參數(shù)資料
型號： AD9925BBCZ
廠商： ANALOG DEVICES INC
元件分類： 消費家電
英文描述： CCD Signal Processor with Vertical Driver and Precision Timing Generator
中文描述： SPECIALTY CONSUMER CIRCUIT, PBGA96
封裝： 8 X 8 MM, 0.65 MM PITCH, LEAD FREE, PLASTIC, CSBGA-96
文件頁數(shù)： 20/96頁
文件大?。?/td> 1447K
代理商： AD9925BBCZ
AD9925
Table 11. HBLK Pattern Registers
Register
Length
HBLKMASK
1 b
H3HBLKOFF
1 b
HBLKALT
2 b
Rev. A | Page 20 of 96
Range
High/Low
High/Low
0 to 3 Alternation Mode
Description
Masking Polarity for H1/H3 (0 = H1/H3 Low, 1 = H1/H3 High).
Addr 0xE7, Bit [6]. Set = 1 to keep H3/H4 active during HBLK pulse. Normal set to 0.
Enables Odd/Even A
0 = Disable Alternat
G1 to TOG2 O
G1to TOG
2 = 3 = TO
2 Even, TOG3 to TOG6 Odd.
First Toggle Position within Line for Each Vertical Sequence 0 to 9.
Second Toggle Position within Line for Each Vertical Sequence 0 to 9.
Third Toggle Position within Line for Each Vertical Sequence 0 to 9.
Fourth Toggle Posit
ch Vertical Sequence 0 to 9.
ion within Line for Ea
Fifth Toggle Position within Line for Each Vertical Sequence 0 to 9.
Sixth Toggle Position within Line for Each Vertical Sequence 0 to 9.
lternation of HBLK Toggle Positions.
ion.
dd, TOG3 to TOG6 Even.
1 = TO
HBLKTOG1
HBLKTOG2
HBLKTOG3
HBLKTOG4
HBLKTOG5
HBLKTOG6
12 b
12 b
12 b
12 b
12 b
12 b
0 to 4095 Pixel Location
0 to 4095 Pixel Location
0 to 4095 Pixel Location
0 to 4095 Pixel Location
0 to 4095 Pixel Location
0 to 4095 Pixel Location
Generating S
There are six oggle
B
pecial H LK Patterns
posit
ions availab for HBLK. Normally,
t
le
only two of the toggle positions are use
dard HBLK interval. However, the addi
may be used to generate special HBLK
Figure 26. The pattern in this example
tions to generate two extra groups of pu
interval. By changing the toggle positio
be created.
atterns can
n to the HBLKALT register, TOG1
s
used on odd lines. See the Vertical
Timing Generation section for more information.
d to generate the stan-
tional toggle positions
patterns, as shown in
uses all six toggle posi-
lses during the HBLK
ns, different p
Generating HBLK Line Alternation
One further feature of the AD9925 is the ability to alternate dif-
ferent HBLK toggle positions on odd and even lines. This may be
used in conjunction with vertical pattern odd/even alternation or
on its own. When a 1 is writte
and TOG2 are used on odd lines, while TOG3 to TOG6 are
used on even lines. Writing a 2 to the HBLKALT register give
the opposite result: TOG1 and TOG2 are used on even lines,
while TOG3 to TOG6 are
HD
HBLK
PROGRAMMABLE SETTINGS:
1. FIRST TOGGLE POSITION = START OF BLANKING.
2. SECOND TOGGLE POSITION = END OF BLANKING.
BLANK
BLANK
1
2
0
Figure 24. Horizontal Blanking (HBLK) Pulse Placement
HD
HBLK
NOTE
1. THE POLARITY OF H1 DURING BLANKING IS PROGRAMMABLE (H2 IS OPPOSITE POLARITY OF H1).
H1/H3
H1/H3
H2/H4
0
Figure 25. HBLK Masking Control
相關(guān)PDF資料
PDF描述
AD9927 14-Bit CCD Signal Processor with V-Driver and Precision TimingTM Generator
AD9927BBCZ 14-Bit CCD Signal Processor with V-Driver and Precision TimingTM Generator
AD9927BBCZRL 14-Bit CCD Signal Processor with V-Driver and Precision TimingTM Generator
AD9929BBCZ CCD Signal Processor with Precision Timing Generator
AD9929 CCD Signal Processor with Precision Timing Generator
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9925BBCZRL 制造商:Analog Devices 功能描述:IC 12-BIT SIGNAL PROCESSOR
AD9925KBCZ 制造商:Analog Devices 功能描述:12 BIT, 36 MSPS CCD SIGNAL PROCESSOR W/VERTICAL DRIVER - Bulk
AD9926BBCZ 制造商:Analog Devices 功能描述:
AD9926BBCZRL 制造商:Analog Devices 功能描述:
AD9927 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit CCD Signal Processor with V-Driver and Precision TimingTM Generator
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*