![](http://datasheet.mmic.net.cn/370000/UPD780076_datasheet_16740795/UPD780076_274.png)
CHAPTER 15 SERIAL INTERFACE UART2
274
User
’
s Manual U14260EJ3V1UD
(2) Asynchronous serial interface status register 2 (ASIS2)
ASIS2 is a register used to display the error type when a reception error occurs in UART mode.
ASIS2 is read by an 8-bit memory manipulation instruction.
RESET input clears ASIS2 to 00H.
Figure 15-4. Format of Asynchronous Serial Interface Status Register 2 (ASIS2)
Address: FF94H After reset: 00H R
Symbol
7
6
5
4
3
2
1
0
ASIS2
0
0
0
0
MPR2
Note 1
PE2
Note 1
FE2
Note 1
OVE2
Note 1
MPR2
ID reception status flag (during reception in multi-processor transfer mode)
Note 2
0
Multi-processor appended bit
“
1
”
is not received.
1
Multi-processor appended bit
“
1
”
is received.
PE2
Parity error flag
0
No parity error
1
Parity error
(Parity of transmit data does not match
Note 3
)
FE2
Framing error flag
0
No framing error
1
Framing error
Note 4
(Stop bit not detected)
OVE2
Overrun error flag
0
No overrun error
1
Overrun error
Note 5
(Next receive operation was completed before data was read from receive buffer register
2 (RXB2))
Notes 1.
These bits are reset to 0 if bit 7 (POWER2) of asynchronous serial interface mode register 2 (ASIM2)
is reset to 0.
2.
This flag is affected only if the multi-processor transfer mode is selected by using bits 6 and 7 (TRM02
and TRM12) of transfer mode specification register 2 (TRMC2).
3.
The operation of the parity error flag is affected by the set values of bits 3 and 4 (PS20 and PS21)
of ASIM2.
4.
Even if the stop bit length is set to two bits by setting bit 2 (SL2) of ASIM2, stop bit detection during
a receive operation only applies to a stop bit length of 1 bit.
5.
Be sure to read the contents of receive buffer register 2 (RXB2) when an overrun error has occurred.
Until the contents of RXB2 are read, further overrun errors will occur when receiving data. The next
receive data is not written to receive buffer register 2 (RXB2) and is discarded.