參數(shù)資料
型號: S1D13706
廠商: 愛普生(中國)有限公司
英文描述: S1D13706 Embedded Memory LCD Controller
中文描述: S1D13706 LCD控制器的嵌入式存儲器
文件頁數(shù): 52/152頁
文件大?。?/td> 1784K
代理商: S1D13706
Page 52
Epson Research and Development
Vancouver Design Center
S1D13706
X31B-A-001-09
Hardware Functional Specification
Issue Date: 2004/02/09
Table 6-13: Motorola DragonBall Interface without DTACK Timing
Symbol
Parameter
MC68EZ328
MC68VZ328
2.0V
Max
20
Unit
2.0V
3.3V
3.3V
Min
Max
16
Min
Max
16
Min
Min
Max
33
f
CLKO
T
CLKO
t1
t2
Bus Clock frequency
Bus Clock period
Clock pulse width high
Clock pulse width low
A[16:1] setup 1st CLKO when CSX = 0 and
either UWE/LWE or OE = 0
A[16:1] hold from CSX rising edge
CSX asserted for MCLK = BCLK
(CPU wait state register should be programmed
to 4 wait states)
CSX asserted for MCLK = BCLK
÷
2
(CPU wait state register should be programmed
to 6 wait states)
CSX asserted for MCLK = BCLK
÷
3
(CPU wait state register should be programmed
to 10 wait states)
CSX asserted for MCLK = BCLK
÷
4
(CPU wait state register should be programmed
to 12 wait states)
CSX setup to CLKO rising edge
CSX rising edge setup to CLKO rising edge
UWE/LWE setup to CLKO rising edge
UWE/LWE rising edge to CSX rising edge
OE setup to CLKO rising edge
OE hold from CSX rising edge
D[15:0] setup to 3rd CLKO after CSX, UWE/LWE
asserted (write cycle) (see note 2)
CSX rising edge to D[15:0] output Hi-Z (write
cycle)
Falling edge of OE to D[15:0] driven (read cycle)
1st CLKO rising edge after OE and CSX
asserted low to D[15:0] valid for MCLK = BCLK
(read cycle)
1st CLKO rising edge after OE and CSX
asserted low to D[15:0] valid for MCLK = BCLK
÷
2 (read cycle)
1st CLKO rising edge after OE and CSX
asserted low to D[15:0] valid for MCLK = BCLK
÷
3 (read cycle)
1st CLKO rising edge after OE and CSX
asserted low to D[15:0] valid for MCLK = BCLK
÷
4 (read cycle)
CLKO rising edge to D[15:0] output Hi-Z
(read cycle)
MHz
ns
ns
ns
1/f
CLKO
28.1
28.1
1/f
CLKO
28.1
28.1
1/f
CLKO
22.5
22.5
1/f
CLKO
13.6
13.6
t3
0
0
0
0
ns
t4
0
0
0
0
ns
t5a
8
8
8
8
T
CLKO
t5b
11
11
11
11
T
CLKO
t5c
Note 1
Note 1
13
13
T
CLKO
t5d
Note 1
Note 1
17
17
T
CLKO
t6
t7
t8
t9
t10
t11
0
0
1
0
1
0
0
0
0
0
1
0
0
0
1
0
1
0
0
0
0
0
1
0
ns
ns
ns
ns
ns
ns
t12
1
0
1
0
ns
t13
0
0
0
0
ns
t14
4
30
3
15
4
30
3
15
ns
t15a
5.5T
CLKO
+ 4
5.5T
+ 20
5.5T
CLKO
+ 4
5.5T
+ 20
ns
t15b
8T
CLKO
+
8.5T
+ 20
8T
CLKO
+
8.5T
+ 20
ns
t15c
9.5T
+ 17
10.5T
CLKO
+ 20
9.5T
+ 17
10.5T
CLKO
+ 20
ns
t15d
13T
CLKO
+ 9
14.5T
CLKO
+ 20
13T
CLKO
+ 9
14.5T
CLKO
+ 20
ns
t16
4
21
2
12
4
21
2
12
ns
相關(guān)PDF資料
PDF描述
S1D15E06 Direct RAM data display by display data RAM
S1D15E06D01B000 Direct RAM data display by display data RAM
S1D15E06D01E000 Direct RAM data display by display data RAM
S1D15E06D03B000 Direct RAM data display by display data RAM
S1D15E06D03E000 Direct RAM data display by display data RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S1D13706B00A 制造商:EPSON 制造商全稱:EPSON 功能描述:LCD Controller ICs
S1D13706F00A 制造商:EPSON 制造商全稱:EPSON 功能描述:LCD Controller ICs
S1D13706F00A200 功能描述:LCD 驅(qū)動器 (QVGA) 320x240 LCD Controller @ 8bpp RoHS:否 制造商:Maxim Integrated 數(shù)位數(shù)量:4.5 片段數(shù)量:30 最大時鐘頻率:19 KHz 工作電源電壓:3 V to 3.6 V 最大工作溫度:+ 85 C 最小工作溫度:- 20 C 封裝 / 箱體:PDIP-40 封裝:Tube
S1D13715B00B200 功能描述:LCD 驅(qū)動器 LCD Controller RoHS:否 制造商:Maxim Integrated 數(shù)位數(shù)量:4.5 片段數(shù)量:30 最大時鐘頻率:19 KHz 工作電源電壓:3 V to 3.6 V 最大工作溫度:+ 85 C 最小工作溫度:- 20 C 封裝 / 箱體:PDIP-40 封裝:Tube
S1D13715B00C10B 功能描述:LCD 驅(qū)動器 320KB, megpixel I/F RoHS:否 制造商:Maxim Integrated 數(shù)位數(shù)量:4.5 片段數(shù)量:30 最大時鐘頻率:19 KHz 工作電源電壓:3 V to 3.6 V 最大工作溫度:+ 85 C 最小工作溫度:- 20 C 封裝 / 箱體:PDIP-40 封裝:Tube