參數(shù)資料
型號： PI7C8150ANDE
廠商： Pericom
文件頁數(shù)： 29/111頁
文件大?。?/td> 0K
描述： IC PCI-PCI BRIDGE 2PORT 256-PBGA
標(biāo)準(zhǔn)包裝： 90
系列： *
應(yīng)用： *
接口： *
電源電壓： *
封裝/外殼： 256-BGA
供應(yīng)商設(shè)備封裝： 256-PBGA（17x17）
包裝： 管件
安裝類型： 表面貼裝
PI7C8150A
2-PORT PCI-TO-PCI BRIDGE
Page 24 of 111
APRIL 2006 – Revision 1.1
The PI7C8150A can accept one DWORD of write data every PCI clock cycle.
That is, no target wait state is inserted. The write data is stored in an internal
posted write buffers and is subsequently delivered to the target.
The PI7C8150A continues to accept write data until one of the following events occurs:
The initiator terminates the transaction by de-asserting FRAME# and IRDY#.
An internal write address boundary is reached, such as a cache line boundary or an
aligned 4KB boundary, depending on the transaction type.
The posted write data buffer fills up.
When one of the last two events occurs, the PI7C8150A returns a target disconnect to the
requesting initiator on this data phase to terminate the transaction.
Once the posted write data moves to the head of the posted data queue, PI7C8150A asserts
its request on the target bus. This can occur while PI7C8150A is still receiving data on the
initiator bus. When the grant for the target bus is received and the target bus is detected in
the idle condition, PI7C8150A asserts FRAME_L and drives the stored write address out
on the target bus. On the following cycle, PI7C8150A drives the first DWORD of write
data and continues to transfer write data until all write data corresponding to that
transaction is delivered, or until a target termination is received. As long as write data
exists in the queue, PI7C8150A can drive one DWORD of write data each PCI clock cycle;
that is, no master wait states are inserted. If write data is flowing through PI7C8150A and
the initiator stalls, PI7C8150A will signal the last data phase for the current transaction at
the target bus if the queue empties. PI7C8150A will restart the follow-on transactions if the
queue has new data.
PI7C8150A ends the transaction on the target bus when one of the following conditions is
met:
All posted write data has been delivered to the target.
The target returns a target disconnect or target retry (PI7C8150A starts another
transaction to deliver the rest of the write data).
The target returns a target abort (PI7C8150A discards remaining write data).
The master latency timer expires, and PI7C8150A no longer has the target bus grant
(PI7C8150A starts another transaction to deliver remaining write data).
Section 3.8.3.2 provides detailed information about how PI7C8150A responds to target
termination during posted write transactions.
3.5.2
MEMORY WRITE AND INVALIDATE
Posted write forwarding is used for Memory Write and Invalidate transactions.
If offset 74h bits [8:7] = 11, the PI7C8150A disconnects Memory Write and Invalidate
commands at aligned cache line boundaries. The cache line size value in the cache line size
register gives the number of DWORD in a cache line.
06-0057
相關(guān)PDF資料
PDF描述
PI7C8150BNDIE IC PCI-PCI BRIDGE ASYNC 256-PBGA
PI7C8152BMAIE IC PCI-PCI BRIDGE 2PORT 160-MQFP
PI7C8154ANAE IC PCI-PCI BRIDGE ASYNC 304-PBGA
PI7C8154BNAIE IC PCI-PCI BRIDGE ASYNC 304-PBGA
PI7C9X110BNBE IC PCIE TO PCI REV BRG 160LFBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PI7C8150B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCI Bridge | Asynchronous 2-Port PCI Bridge
PI7C8150B-33 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCI Bridge | Asynchronous 2-Port PCI Bridge
PI7C8150BEVB 功能描述:界面開發(fā)工具 2 Port PCI Bridge Eval Brd RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V
PI7C8150BMA 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:ASYNCHRONOUS 2-PORT PCI-TO-PCI BRIDGE
PI7C8150BMA-33 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:ASYNCHRONOUS 2-PORT PCI-TO-PCI BRIDGE
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*