- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384634 > LU3X34FT (Lineage Power) Quad 3 V 10/100 Ethernet Transceiver TX/FX(四3 V 10/100以太網(wǎng)收發(fā)器) PDF資料下載
參數(shù)資料
| 型號： | LU3X34FT |
| 廠商： | Lineage Power |
| 英文描述： | Quad 3 V 10/100 Ethernet Transceiver TX/FX(四3 V 10/100以太網(wǎng)收發(fā)器) |
| 中文描述： | 四3伏10/100以太網(wǎng)收發(fā)器德克薩斯州/外匯（四3伏10/100以太網(wǎng)收發(fā)器） |
| 文件頁數(shù)： | 8/48頁 |
| 文件大?。?/td> | 720K |
| 代理商： | LU3X34FT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
LU3X34FT
Quad 3 V 10/100 Ethernet Transceiver TX/FX
Advance Data Sheet
June 1999
8
Lucent Technologies Inc.
Pin Descriptions
(continued)
Table 4. Autonegotiation/LED Configuration
Pin No.
148, 154, 45,
51
Pin Name
ANEN_[0:3]
LED100_[0:3]
SD+_[0:3]
I/O
I/O
Pin Description
Autonegotiation Enable
. During reset, if the
FOSEL pin detects logic low during reset, these are
input pins to configure ports 0—3 to enable autone-
gotiation and sets bit 12 in register 0. Each of these
pins has an internal 40 k
pull-up.
Speed LED Output
. After reset and in twisted-pair
mode, these are LED outputs indicating 100 Mbits/s
line speed for ports 0—3.
Signal Detect Input
. After reset and in fiber mode,
these pins are signal detect + inputs.
10 Mbits/s Half-duplex
. During reset, these are
10 Mbits/s half-duplex configuration inputs for ports
0—3. The logic level of this pin is latched into bit 5 of
register 4 at reset. If autonegotiation is disabled, this
pin also affects the initial speed and duplex registers
of register 0. Each of these pins has an internal
40 k
pull-up.
149, 155, 46,
52
10HD_[0:3]
LEDFD_[0:3]
SD–_[0:3]
I/O
LED Full-Duplex Status
. After reset and in twisted-
pair mode, these are the LED outputs indicating full-
duplex status for ports 0—3.
Signal Detect Input
. After reset and in fiber mode,
these pins are the signal detect input from the fiber
transceiver.
100 Mbit Half-duplex
. 100 Mbit half-duplex configu-
ration inputs for ports 0—3. During reset, the logic
level of this pin is latched into bit 7 of register 4 at
reset. If autonegotiation is disabled, this pin also
affects the initial speed and duplex registers of regis-
ter 0. Each of these pins has an internal 40 k
pull-
up.
150, 156, 47,
53
100HD_[0:3]
LEDACT_[0:3]
I/O
LED Activity
. After reset and in twisted-pair mode,
these are the LED outputs indicating transmit or
receive activity for ports 0—3.
Signal Detect Input
. After reset and in fiber mode,
these pins are the signal detect input from the fiber
transceiver.
FOSEL
. These are input pins to configure ports 0—3
into fiber-optic mode. Each of these pins has an
internal 40 k
pull-down.
151, 157, 48,
54
FOSEL [0:3]
LEDLNK_[0:3]
I/O
LED Link Status
. After reset, these are the LED out-
puts indicating link status for ports 0—3.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LU3X51FT-J80 | Single-Port 3V 10/100 Ethernet TransceiverTX/FX(單端口3V 10/100以太網(wǎng)收發(fā)器) |
| LU3X54FTL | Quad-FET for 10Base-T/100Base-TX/FX(應(yīng)用于10基數(shù)-T和100基數(shù)-TX/FX的四快速以太網(wǎng)收發(fā)器) |
| LU5X31F | Gigabit Ethernet Transceiver(千兆位以太網(wǎng)收發(fā)器) |
| LUC4AB01 | ATM Buffer Manager (ABM)(ATM緩沖管理器 (ABM)) |
| LUC4AC01 | ATM Crossbar Element (ACE)(ATM縱橫元件（ACE）) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LU3X34FTR | 制造商:AGERE 制造商全稱:AGERE 功能描述:Quad 3 V 10/100 Ethernet Transceiver TX/FX |
| LU3X34FTR-HS128-DB | 制造商:AGERE 制造商全稱:AGERE 功能描述:Quad 3 V 10/100 Ethernet Transceiver TX/FX |
| LU3X54FT | 制造商:AGERE 制造商全稱:AGERE 功能描述:QUAD-FET (Fast Ethernet Transceiver) for 10Base-T/100Base-TX/FX |
| LU3X54FTL | 制造商:AGERE 制造商全稱:AGERE 功能描述:QUAD-FET for 10Base-T/100Base-TX/FX |
| LU3X54FTLHS208 | 制造商:Alcatel-Lucent 功能描述:3X54FTLHS208 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。