- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384634 > LU3X34FT (Lineage Power) Quad 3 V 10/100 Ethernet Transceiver TX/FX(四3 V 10/100以太網(wǎng)收發(fā)器) PDF資料下載
參數(shù)資料
| 型號： | LU3X34FT |
| 廠商： | Lineage Power |
| 英文描述： | Quad 3 V 10/100 Ethernet Transceiver TX/FX(四3 V 10/100以太網(wǎng)收發(fā)器) |
| 中文描述： | 四3伏10/100以太網(wǎng)收發(fā)器德克薩斯州/外匯（四3伏10/100以太網(wǎng)收發(fā)器） |
| 文件頁數(shù)： | 19/48頁 |
| 文件大?。?/td> | 720K |
| 代理商： | LU3X34FT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
Lucent Technologies Inc.
19
Advance Data Sheet
June 1999
LU3X34FT
Quad 3 V 10/100 Ethernet Transceiver TX/FX
Functional Description
(continued)
Valid data is considered to be present until the squelch
level has not been generated for a time longer than
200 ns, indicating end of packet. Once good data has
been detected the squelch levels are reduced to mini-
mize the effect of noise causing premature end of
packet detection. The receive squelch threshold level
can be lowered for use in longer cable applications.
This is achieved by setting bit 11 of register address
1Ah.
Carrier Sense
. Carrier sense (CRS) may be asserted
due to receive activity once valid data is detected via
the smart squelch function.
For 10 Mbits/s half-duplex operation, CRS is asserted
during either packet transmission or reception.
For 10 Mbits/s full-duplex operation, the CRS is
asserted only due to receive activity. CRS is deas-
serted following an end of packet.
Collision Detection
. For half-duplex operation, a
10Base-T collision is detected when the receive and
transmit channels are active simultaneously. Collisions
are reported by the COL signal on the MII. If the
ENDEC is transmitting when a collision is detected.
The COL signal remains set for the duration of the colli-
sion.
SQE Test Function
. Approximately 1
μ
s after the
transmission of each packet, a signal quality error
(SQE) signal of approximately 10-bit times is generated
(internally) to indicate successful transmission. SQE is
reported as a pulse on the COL signal of the MII. This
function can be disabled by setting bit 12 of register
1Ah. The SQE test function is disabled in full-duplex
mode.
Jabber Function
. The jabber function monitors the
LU3X34FT's output and disables the transmitter if it
attempts to transmit a longer than legal-sized packet. If
TXEN is high for greater than 24 ms, the 10Base-T
transmitter will be disabled and COL will go active-high.
Once disabled by the jabber function, the transmitter
stays disabled for the entire time that the TXEN signal
is asserted. This signal has to be deasserted for
approximately 256 ms (the unjab time) before the jab-
ber function re-enables the transmit outputs and de-
asserts COL signal.
The jabber function can be disabled by setting bit 10 of
register 1Ah.
Link Test Function
. A link pulse is used to check the
integrity of the connection with the remote end. If valid
link pulses are not received, the link detector disables
the 10Base-T twisted-pair transmitter, receiver, and col-
lision detection functions.
The link pulse generator produces pulses as defined in
the IEEE802.3 10Base-T standard. Each link pulse is
nominally 100 ns in duration and is transmitted every
16 ms, in the absence of transmit data.
Automatic Link Polarity Detection
. The LU3X34FT's
10Base-T transceiver module incorporates an auto-
matic link polarity detection circuit. The inverted polar-
ity is determined when seven consecutive link pulses of
inverted polarity or three consecutive receive packets
are received with inverted end-of-packet pulses. If the
input polarity is reversed, the error condition will be
automatically corrected and reported in bit 15 of regis-
ter 1Ch.
The automatic link polarity detection function can be
disabled by setting bit 3 of register 1Ah.
Clock Synthesizer
The LU3X34FT implements a clock synthesizer that
generates all the reference clocks needed from a single
external frequency source. The clock source must be a
TTL level signal at 25 MHz ± 50 ppm.
Autonegotiation
The autonegotiation function provides a mechanism for
exchanging configuration information between two
ends of a link segment and automatically selecting the
highest performance mode of operation supported by
both devices. Fast link pulse (FLP) bursts provide the
signaling used to communicate autonegotiation abilities
between two devices at each end of a link segment. For
further detail regarding autonegotiation, refer to clause
28 of the IEEE802.3u specification. The LU3X34FT
supports four different Ethernet protocols, so the inclu-
sion of autonegotiation ensures that the highest perfor-
mance protocol will be selected based on the ability of
the link partner.
The autonegotiation function within the LU3X34FT can
be controlled either by internal register access or by the
use of configuration pins. At powerup and at device
reset, the configuration pins are sampled. If disabled,
autonegotiation will not occur until software enables bit
12 in register 0. If autonegotiation is enabled, the nego-
tiation process will commence immediately.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LU3X51FT-J80 | Single-Port 3V 10/100 Ethernet TransceiverTX/FX(單端口3V 10/100以太網(wǎng)收發(fā)器) |
| LU3X54FTL | Quad-FET for 10Base-T/100Base-TX/FX(應(yīng)用于10基數(shù)-T和100基數(shù)-TX/FX的四快速以太網(wǎng)收發(fā)器) |
| LU5X31F | Gigabit Ethernet Transceiver(千兆位以太網(wǎng)收發(fā)器) |
| LUC4AB01 | ATM Buffer Manager (ABM)(ATM緩沖管理器 (ABM)) |
| LUC4AC01 | ATM Crossbar Element (ACE)(ATM縱橫元件（ACE）) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LU3X34FTR | 制造商:AGERE 制造商全稱:AGERE 功能描述:Quad 3 V 10/100 Ethernet Transceiver TX/FX |
| LU3X34FTR-HS128-DB | 制造商:AGERE 制造商全稱:AGERE 功能描述:Quad 3 V 10/100 Ethernet Transceiver TX/FX |
| LU3X54FT | 制造商:AGERE 制造商全稱:AGERE 功能描述:QUAD-FET (Fast Ethernet Transceiver) for 10Base-T/100Base-TX/FX |
| LU3X54FTL | 制造商:AGERE 制造商全稱:AGERE 功能描述:QUAD-FET for 10Base-T/100Base-TX/FX |
| LU3X54FTLHS208 | 制造商:Alcatel-Lucent 功能描述:3X54FTLHS208 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。