- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384634 > LU3X34FT (Lineage Power) Quad 3 V 10/100 Ethernet Transceiver TX/FX(四3 V 10/100以太網(wǎng)收發(fā)器) PDF資料下載
參數(shù)資料
| 型號(hào)： | LU3X34FT |
| 廠商： | Lineage Power |
| 英文描述： | Quad 3 V 10/100 Ethernet Transceiver TX/FX(四3 V 10/100以太網(wǎng)收發(fā)器) |
| 中文描述： | 四3伏10/100以太網(wǎng)收發(fā)器德克薩斯州/外匯（四3伏10/100以太網(wǎng)收發(fā)器） |
| 文件頁數(shù)： | 27/48頁 |
| 文件大?。?/td> | 720K |
| 代理商： | LU3X34FT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
Lucent Technologies Inc.
27
Advance Data Sheet
June 1999
LU3X34FT
Quad 3 V 10/100 Ethernet Transceiver TX/FX
Table 13. PHY Identifier (Register 2h)
Table 14. PHY Identifier (Register 3h)
Table 15. Advertisement (Register 4h)
2
Link Status
1—Link is up
0—Link is down
This bit reflects the current state of the
link-test-fail state machine. Loss of a valid
link causes a 0 latched into this bit. It
remains 0 until this register is read by the
serial management interface.
1—Jabber condition detected
0—Jabber condition not detected
During 10Base-T operation, this bit indi-
cates the occurrence of a jabber condi-
tion. It is implemented with a latching
function so that it becomes set until it is
cleared by a read.
1—Extended register set
0—No extended register set
This bit defaults to 1, indicating that the
LU3X34FT implements extended regis-
ters.
RO,
LL
0h
1
Jabber Detect
RO,
LH
0h
0
Extended Capability
RO
1h
Bit(s)
15:0
Name
Description
IEEEAddress
R/W
RO
Default
0043h
PHY-ID[15:0]
Bit(s)
15:10
Name
Description
IEEEAddress/
Model No./
Rev. No.
R/W
RO
Default
7440h
PHY-ID[15:0]
Bit(s)
15
Name
Next Page
Description
R/W
RO
Default
0h
1—Capable of next page function
0—Not capable of next page function
This bit is defaults to 0, indicating that
LU3X34FT is not next page capable.
Reserved.
1—Remote fault has been detected
0—No remote Fault has been detected
This bit is written by serial management
interface for the purpose of communicat-
ing the remote fault condition to the auto-
negotiation link partner.
These 2 bits default to 0.
14
13
Reserved
Remote Fault
RO
R/W
0h
0h
12:11
IEEEReserved
R/W
0h
Bit(s)
Name
Description
R/W
Default
MII Registers
(continued)
Table 12. Status Register Bit Definitions (Register 1h)
(continued)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LU3X51FT-J80 | Single-Port 3V 10/100 Ethernet TransceiverTX/FX(單端口3V 10/100以太網(wǎng)收發(fā)器) |
| LU3X54FTL | Quad-FET for 10Base-T/100Base-TX/FX(應(yīng)用于10基數(shù)-T和100基數(shù)-TX/FX的四快速以太網(wǎng)收發(fā)器) |
| LU5X31F | Gigabit Ethernet Transceiver(千兆位以太網(wǎng)收發(fā)器) |
| LUC4AB01 | ATM Buffer Manager (ABM)(ATM緩沖管理器 (ABM)) |
| LUC4AC01 | ATM Crossbar Element (ACE)(ATM縱橫元件（ACE）) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LU3X34FTR | 制造商:AGERE 制造商全稱:AGERE 功能描述:Quad 3 V 10/100 Ethernet Transceiver TX/FX |
| LU3X34FTR-HS128-DB | 制造商:AGERE 制造商全稱:AGERE 功能描述:Quad 3 V 10/100 Ethernet Transceiver TX/FX |
| LU3X54FT | 制造商:AGERE 制造商全稱:AGERE 功能描述:QUAD-FET (Fast Ethernet Transceiver) for 10Base-T/100Base-TX/FX |
| LU3X54FTL | 制造商:AGERE 制造商全稱:AGERE 功能描述:QUAD-FET for 10Base-T/100Base-TX/FX |
| LU3X54FTLHS208 | 制造商:Alcatel-Lucent 功能描述:3X54FTLHS208 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。