- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384634 > LU3X34FT (Lineage Power) Quad 3 V 10/100 Ethernet Transceiver TX/FX(四3 V 10/100以太網(wǎng)收發(fā)器) PDF資料下載
參數(shù)資料
| 型號： | LU3X34FT |
| 廠商： | Lineage Power |
| 英文描述： | Quad 3 V 10/100 Ethernet Transceiver TX/FX(四3 V 10/100以太網(wǎng)收發(fā)器) |
| 中文描述： | 四3伏10/100以太網(wǎng)收發(fā)器德克薩斯州/外匯（四3伏10/100以太網(wǎng)收發(fā)器） |
| 文件頁數(shù)： | 32/48頁 |
| 文件大?。?/td> | 720K |
| 代理商： | LU3X34FT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
LU3X34FT
Quad 3 V 10/100 Ethernet Transceiver TX/FX
Advance Data Sheet
June 1999
32
Lucent Technologies Inc.
Table 22. Config 100 Register (Register 18h)
8
Duplex Status
1—PHY is in full-duplex mode
0—PHY is in half-duplex mode
This value is not defined during the auto-
negotiation period.
Reserved.
1—Tri-state LEDACT output
0—Normal operation
1—Tri-state LEDLNK output
0—Normal operation (nonpulse stretched)
Reserved.
1—Tri-state LEDFD output
0—Normal operation
1—Tri-state LED100 output
0—Normal operation (nonpulse stretched)
RO
0h
7:6
5
Reserved
LEDACT off
R/W
R/W
0h
0
4
LEDLNK off
R/W
0
3
2
Reserved
LEDFD off
R/W
R/W
0
0
1
LED100 off
R/W
0
0
LED Pulse Stretching Disable 1—LED pulse stretching disabled
0—LED pulse stretching enabled
When set to 0 LEDFD and LEDACT out-
puts are stretched 48 ms—72 ms.
R/W
0
Bit(s)
15
Name
BPSCR
Description
R/W
R/W
Default
FOSEL
1—Disable scrambler/descrambler
0—Enable scrambler/descrambler
1—Disable 4B/5B encoder/decoder
0—Enable 4B/5B encoder/decoder
Reserved.
1—Pass unaligned data to MII
0—Pass aligned data to MII
1—Enable FEFI
0—Disable FEFI
This bit enables/disables far-end fault indi-
cator function for 100Base-FX and
10Base-T operation. It is initialized to the
logic level of FOSEL pins at powerup or
reset. After reset, this bit is writable if and
only if the FOSEL register (bit 14 of regis-
ter 17h) is set.
Reserved.
1—Force good link in 100 Mbits/s mode
0—Normal operation
Reserved.
1—Passes HALT symbols to the MII
0—Normal operation
14
BP4B5B
R/W
0h
13
12
Reserved
BPALIGN
RO
R/W
0h
0h
11
Enable FEFI
R/W
Pin
10
9
Reserved
R/W
R/W
1h
0h
Force Good Link 100
8:6
5
Reserved
Accept HALT
R/W
R/W
01h
0h
Bit(s)
Name
Description
R/W
Default
MII Registers
(continued)
Table 21. PHY Control/Status Register (Register 17h)
(continued)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LU3X51FT-J80 | Single-Port 3V 10/100 Ethernet TransceiverTX/FX(單端口3V 10/100以太網(wǎng)收發(fā)器) |
| LU3X54FTL | Quad-FET for 10Base-T/100Base-TX/FX(應用于10基數(shù)-T和100基數(shù)-TX/FX的四快速以太網(wǎng)收發(fā)器) |
| LU5X31F | Gigabit Ethernet Transceiver(千兆位以太網(wǎng)收發(fā)器) |
| LUC4AB01 | ATM Buffer Manager (ABM)(ATM緩沖管理器 (ABM)) |
| LUC4AC01 | ATM Crossbar Element (ACE)(ATM縱橫元件（ACE）) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LU3X34FTR | 制造商:AGERE 制造商全稱:AGERE 功能描述:Quad 3 V 10/100 Ethernet Transceiver TX/FX |
| LU3X34FTR-HS128-DB | 制造商:AGERE 制造商全稱:AGERE 功能描述:Quad 3 V 10/100 Ethernet Transceiver TX/FX |
| LU3X54FT | 制造商:AGERE 制造商全稱:AGERE 功能描述:QUAD-FET (Fast Ethernet Transceiver) for 10Base-T/100Base-TX/FX |
| LU3X54FTL | 制造商:AGERE 制造商全稱:AGERE 功能描述:QUAD-FET for 10Base-T/100Base-TX/FX |
| LU3X54FTLHS208 | 制造商:Alcatel-Lucent 功能描述:3X54FTLHS208 |
發(fā)布緊急采購，3分鐘左右您將得到回復。