- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382924 > DAC1617D1G0HN (NXP Semiconductors N.V.) Dual 16-bit DAC: up to 1 Gsps; x2, x4 and x8 interpolating PDF資料下載
參數(shù)資料
| 型號： | DAC1617D1G0HN |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 外設(shè)及接口 |
| 英文描述： | Dual 16-bit DAC: up to 1 Gsps; x2, x4 and x8 interpolating |
| 封裝： | DAC1617D1G0HN/C1<SOT813-3 (HVQFN72)|<<http://www.nxp.com/packages/SOT813-3.html<1<Always Pb-free,;DAC1617D1G0HN/C1<SOT813-3 (HVQFN72)|<<http://www.nxp.com/packages/SOT813 |
| 文件頁數(shù)： | 48/66頁 |
| 文件大小： | 519K |
| 代理商： | DAC1617D1G0HN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁當(dāng)前第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁
DAC1617D1G0
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Objective data sheet
Rev. 1.1 — 30 September 2011
48 of 66
NXP Semiconductors
DAC1617D1G0
Dual 16-bit DAC: up to 1 Gsps; x2, x4 and x8 interpolating
3
MDS_PRERUN_ENA
R/W
automatic MDS start-up
no mds_win/mds_ref generation in advance
mds_win/mds_ref run-in before mds_evaluation
width of MDS (in output clock -periods)
1 DAC clock period
2 DAC clock periods
(mds_pulsewidth
1)
4 DAC clock periods
0
1
2 to 0
MDS_PULSEWIDTH[2:0]
R/W
000
001
010 to 111
Table 38.
Default values are shown highlighted.
Bit
Symbol
MDS_MISCCNTRL0 register (address 03h) bit description
…continued
Access
Value
Description
Table 39.
Default values are shown highlighted.
Bit
Symbol
7
MDS_MAN
MDS_MAN_ADJUSTDLY register (address 04h) bit description
Access
R/W
Value
Description
adjustment delays mode
auto-control adjustment delays
manual control adjustment delays
adjustment delay value
if MDS_MAN = 0 then initial value adjustment delay
if MDS_MAN = 1 then controls adjustment delay
0
1
6 to 0
MDS_MAN_ADJUSTDLY[6:0] R/W
-
-
Table 40.
Default values are shown highlighted.
Bit
Symbol
7 to 0
MDS_AUTO_CYCLES[7:0]
MDS_AUTO_CYCLES register (address 05h) bit description
Access
R/W
Value
-
Description
number of evaluation cycles applied for MDS. If set to
255 then IC continuously generates/monitors the MDS
pulse
Table 41.
Default values are shown highlighted.
Bit
Symbol
7
MDS_SR_CKEN
MDS_MISCCNTRL1 register (address 06h) bit description
Access
R/W
Value
-
0
1
Description
lock mode
free-running MDS_SR_CKEN
MDS_SR_CKEN forced low
lockout detector soft reset
MDS_SR_LOCKOUT in use
MDS_SR_LOCKOUT forced low
lock detector soft reset
MDS_SR_LOCK in use
MDS_SR_LOCK forced low
relock mode
no action
relock when lockout occurs
number of succeeding 'equal' detections until lock
6
MDS_SR_LOCKOUT
R/W
0
1
5
MDS_SR_LOCK
R/W
0
1
4
MDS_RELOCK
R/W
0
1
-
3 to 0
MDS_LOCK_DELAY[3:0]
R/W
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DAC1627D1G25HN | Dual 16-bit DAC, up to 1.25 Gsps; 2x 4x and 8x interpolating |
| DAC1627D1G25 | |
| DAC1627D1G25HN | Dual 16-bit DAC, up to 1.25 Gsps; 2x 4x and 8x interpolating |
| DAN2222E | SWITCHING DIODE |
| DCX100NS | 100mA DUAL COMPLEMENTARY PRE-BIASED TRANSISTORS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DAC1617D1G0HN-C1 | 制造商:Integrated Device Technology Inc 功能描述:HVQFN72 - Bulk |
| DAC1617D1G0HN-C18 | 制造商:Integrated Device Technology Inc 功能描述:HVQFN72 - Tape and Reel |
| DAC1617D1G0IQM-DB | 制造商:Integrated Device Technology Inc 功能描述:BOARD - Boxed Product (Development Kits) |
| DAC161K87B WAF | 制造商:ON Semiconductor 功能描述: |
| DAC161P997 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DAC161P997 Single-Wire 16-bit DAC for 4-20mA Loops |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。