- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382924 > DAC1617D1G0HN (NXP Semiconductors N.V.) Dual 16-bit DAC: up to 1 Gsps; x2, x4 and x8 interpolating PDF資料下載
參數(shù)資料
| 型號(hào)： | DAC1617D1G0HN |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 外設(shè)及接口 |
| 英文描述： | Dual 16-bit DAC: up to 1 Gsps; x2, x4 and x8 interpolating |
| 封裝： | DAC1617D1G0HN/C1<SOT813-3 (HVQFN72)|<<http://www.nxp.com/packages/SOT813-3.html<1<Always Pb-free,;DAC1617D1G0HN/C1<SOT813-3 (HVQFN72)|<<http://www.nxp.com/packages/SOT813 |
| 文件頁(yè)數(shù)： | 16/66頁(yè) |
| 文件大?。?/td> | 519K |
| 代理商： | DAC1617D1G0HN |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)當(dāng)前第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)
DAC1617D1G0
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Objective data sheet
Rev. 1.1 — 30 September 2011
16 of 66
NXP Semiconductors
DAC1617D1G0
Dual 16-bit DAC: up to 1 Gsps; x2, x4 and x8 interpolating
10.4 LVDS Data Input Format (DIF) block
The Data Input Formatting (DIF) block captures and resynchronizes data on the LVDS bus
with its own LCLKP/LCLKN clock. Each LVDS input buffer has an internal resistance of
100
, so an external resistor is not required. The DIF block includes two subblocks:
LDVS receiver:
Provides high flexibility for the LVDS interface, especially for the PCB layout and the
control of the input port polarity and the input port mapping.
Data format block:
Enables the adaptation, which ensures the support of several data encoding modes.
10.4.1
Input port polarity
The polarity of each individual LVDS input (LD[15]P to LD[0]P and LD[15]N to LD[0]N) can
be changed, ensuring a much easier PCB layout design. The input polarity is controlled
with bits LD_POL[15:0] (see
Table 56
).
10.4.2
Input port mapping
Inverting the order of the LSB and the MSB of the LVDS bus using bit WORD_SWAP in
register LD_CNTRL (see
Table 57
) also simplifies the design of the PCB (see
Table 9
).
Fig 5.
Power-on sequence
001aan810
SPI bus
WRITE DAC CONFIGURATION
START CLOCK CALIBRATION
time
RESET_N
t
on
power in
specification
range
t
spi_start
t
rst
power supplies
Fig 6.
LVDS Data Input Format (DIF) block diagram
16
16
001aan392
LVDS
RECEIVER
to DAC A
to DAC B
PA[15..0]
PB[15..0]
16
16
I[15..0]
Q[15..0]
LCLK
LD[15]P
LD[15]N
LD[0]P
LD[0]N
LCLKP
LCLKN
DATA
FORMAT
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DAC1627D1G25HN | Dual 16-bit DAC, up to 1.25 Gsps; 2x 4x and 8x interpolating |
| DAC1627D1G25 | |
| DAC1627D1G25HN | Dual 16-bit DAC, up to 1.25 Gsps; 2x 4x and 8x interpolating |
| DAN2222E | SWITCHING DIODE |
| DCX100NS | 100mA DUAL COMPLEMENTARY PRE-BIASED TRANSISTORS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DAC1617D1G0HN-C1 | 制造商:Integrated Device Technology Inc 功能描述:HVQFN72 - Bulk |
| DAC1617D1G0HN-C18 | 制造商:Integrated Device Technology Inc 功能描述:HVQFN72 - Tape and Reel |
| DAC1617D1G0IQM-DB | 制造商:Integrated Device Technology Inc 功能描述:BOARD - Boxed Product (Development Kits) |
| DAC161K87B WAF | 制造商:ON Semiconductor 功能描述: |
| DAC161P997 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DAC161P997 Single-Wire 16-bit DAC for 4-20mA Loops |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。