參數(shù)資料
型號(hào): CY7C63742-SC
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: 微控制器/微處理器
英文描述: 8-BIT, OTPROM, 12 MHz, RISC MICROCONTROLLER, PDSO24
封裝: 0.300 INCH, PLASTIC, SOIC-24
文件頁數(shù): 25/48頁
文件大?。?/td> 425K
代理商: CY7C63742-SC
PRELIMINARY
FO R
enCoRe USB CY7C63722/23
CY7C63742/43
31
By default, a capture timer register holds the time of the most recent edge for that register (i.e. if multiple edges have occurred
before reading the capture timer, the time for the last one will be read). Setting the global First Edge Hold (bit 7, Figure 19-6)
modifies this so that the first occurrence of an edge is held in the capture register until the data is read. In this case, subsequent
edges are ignored until the capture register is read. The First Edge Hold function applies globally to all four capture timers.
7
6
5
4
3
2
1
0
R
Capture A
Rising
Bit 7
Capture A
Rising
Bit 6
Capture A
Rising
Bit 5
Capture A
Rising
Bit 4
Capture A
Rising
Bit 3
Capture A
Rising
Bit 2
Capture A
Rising
Bit 1
Capture A
Rising
Bit 0
Figure 19-2. Capture Timer A-Rising, Data Register (Address 0x40)
7
6
5
4
3
2
1
0
R
Capture A
Falling
Bit 7
Capture A
Falling
Bit 6
Capture A
Falling
Bit 5
Capture A
Falling
Bit 4
Capture A
Falling
Bit 3
Capture A
Falling
Bit 2
Capture A
Falling
Bit 1
Capture A
Falling
Bit 0
Figure 19-3. Capture Timer A-Falling, Data Register (Address 0x41)
7
6
5
4
3
2
1
0
R
Capture B
Rising
Bit 7
Capture B
Rising
Bit 6
Capture B
Rising
Bit 5
Capture B
Rising
Bit 4
Capture B
Rising
Bit 3
Capture B
Rising
Bit 2
Capture B
Rising
Bit 1
Capture B
Rising
Bit 0
Figure 19-4. Capture Timer B-Rising, Data Register (Address 0x42)
7
6
5
4
3
2
1
0
R
Capture B
Falling
Bit 7
Capture B
Falling
Bit 6
Capture B
Falling
Bit 5
Capture B
Falling
Bit 4
Capture B
Falling
Bit 3
Capture B
Falling
Bit 2
Capture B
Falling
Bit 1
Capture B
Falling
Bit 0
Figure 19-5. Capture Timer B-Falling, Data Register (Address 0x43)
7
6
5
4
3
2
1
0
R/W
First Edge
Hold
Prescale
Bit 2
Prescale
Bit 1
Prescale
Bit 0
Capture B
Falling
Int Enable
Capture B
Rising
Int Enable
Capture A
Falling
Int Enable
Capture A
Rising
Int Enable
Figure 19-6. Capture Timers Configuration Register (Address 0x44)
7
6
5
4
3
2
1
0
-
R
Reserved
Capture B
Falling
Event
Capture B
Rising
Event
Capture A
Falling
Event
Capture A
Rising
Event
Figure 19-7. Capture Timers Status Register (Address 0x45)
相關(guān)PDF資料
PDF描述
CY8C42123-24SXIT MULTIFUNCTION PERIPHERAL, PDSO8
CY8CLED16P01-28PVXI SPECIALTY MICROPROCESSOR CIRCUIT, PDSO28
CYW2332BCI PLL FREQUENCY SYNTHESIZER, 1200 MHz, QCC24
CYW255OXC 255 SERIES, LOW SKEW CLOCK DRIVER, 24 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48
CYW256OXCT 256 SERIES, LOW SKEW CLOCK DRIVER, 12 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C63743C-PXC 功能描述:輸入/輸出控制器接口集成電路 USB Combo Lo Spd PS/2 Periphrl Cntrlr RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray
CY7C63743C-QXC 功能描述:輸入/輸出控制器接口集成電路 LO Speed 3 Endpoint USB COM RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray
CY7C63743C-SXC 功能描述:輸入/輸出控制器接口集成電路 USB Combo Lo Spd PS/2 Periphrl Cntrlr RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray
CY7C63743C-SXCT 功能描述:輸入/輸出控制器接口集成電路 USB/PS/2 Combo LoSpd Peripheral Controlr RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray
CY7C63743-PC 功能描述:IC MCU 8K LS USB/PS-2 24-DIP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器 - 特定應(yīng)用 系列:enCoRe™ 產(chǎn)品變化通告:Product Discontinuation 26/Aug/2009 標(biāo)準(zhǔn)包裝:250 系列:- 應(yīng)用:網(wǎng)絡(luò)處理器 核心處理器:4Kc 程序存儲(chǔ)器類型:- 控制器系列:- RAM 容量:16K x 8 接口:以太網(wǎng),UART,USB 輸入/輸出數(shù):- 電源電壓:1.8V, 3.3V 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:208-LQFP 包裝:帶卷 (TR) 供應(yīng)商設(shè)備封裝:PG-LQFP-208 其它名稱:SP000314382