- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379891 > CL-PD6710 (CIRRUS LOGIC INC) ISA-TOOPC-CARD HOST ADAPTERS PDF資料下載
參數(shù)資料
| 型號： | CL-PD6710 |
| 廠商： | CIRRUS LOGIC INC |
| 元件分類： | 總線控制器 |
| 英文描述： | ISA-TOOPC-CARD HOST ADAPTERS |
| 中文描述： | PCMCIA BUS CONTROLLER, PQFP144 |
| 封裝： | VQFP-144 |
| 文件頁數(shù)： | 72/128頁 |
| 文件大小： | 1591K |
| 代理商： | CL-PD6710 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁當(dāng)前第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁
PRELIMINARY DATA SHEET v3.1
CL-PD6710/’22
ISA–to–PC-Card Host Adapters
May 1997
72
TIMING REGISTERS
The following information about the timing registers is important:
G
All timing registers take effect immediately and should only be changed when the FIFO is empty (see the
FIFO Control
register on
page 60
).
G
Selection of Timing 0 or Timing 1 register sets is controlled by
I/O Window Control
, bit 3 and/or bit 7 (see
page 49
).
10.1 Setup Timing 0–1
There are two separate Setup Timing registers, each with identical fields. These registers are located at
the following indexes:
Index
3Ah
3Dh
Setup Timing
Setup Timing 0
Setup Timing 1
The Setup Timing register for each timing set controls how long a PC Card cycle’s command (that is, -OE,
-WE, -IORD, -IOWR; see page
16
) setup will be, in terms of the number of internal clock cycles.
The overall command setup number of clocks Sis programmed by selecting a 2-bit prescaling value (bits
7:6 of this register) representing weights of 1, 16, 256, or 8192, and then selecting a multiplier value (bits
5:0) to which that prescalar is multiplied to produce the overall command setup timing length according
to the following formula:
S
= (
N
pres
×
N
val
) + 1
Equation 10-1
The value of S representing the number of internal clock cycles for command setup, is then multiplied by
the internal clock’s period to determine the command setup time (see
Section 15.3.6
for further discussion).
Bits 5:0 — Setup Multiplier Value
This field indicates an integer value N
val
from 0 to 63; it is combined with a prescalar value (bits
7:6) to control the length of setup time before a command becomes active.
Bits 7:6 — Setup Prescalar Select
This field chooses one of four prescalar values N
pres
that are combined with the value of the Setup
Multiplier Value (bits 5:0) to control the length of setup time before a command becomes active.
Register Name:
Setup Timing 0–1
Index:
3Ah, 3Dh
Bit
7
Register Per: socket
Register Compatibility Type: 365
Bit
1
Bit
6
Bit
5
Bit
4
Bit
3
Bit
2
Bit
0
Setup Prescalar Select
Setup Multiplier Value
RW:00
RW:000001
00
01
10
11
N
pres
= 1
N
pres
= 16
N
pres
= 256
N
pres
= 8192
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CL-PD6722 | ISA-TOOPC-CARD HOST ADAPTERS |
| CL-PS6700 | Low-Power PC Card Controller for the CL-PS7111 |
| CL-PS6700-VC-A | Low-Power PC Card Controller for the CL-PS7111 |
| CL-PS7110-VC-A | Low-Power System-on-a-Chip |
| CL-PS7110-VI-A | Low-Power System-on-a-Chip |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CLPD6710VCB | 制造商:CIRRUS 功能描述:* |
| CL-PD6710-VC-B | 制造商:Cirrus Logic 功能描述:PCMCIA BUS CONTROLLER, PQFP144 |
| CLPD6720QCB | 制造商:CIRRUS 功能描述:* |
| CL-PD6720-QC-B | 制造商: 功能描述: |
| CL-PD6720QC-B | 制造商:CIRR 功能描述:6720-QC-B 制造商:Cirrus Logic 功能描述:6720-QC-B |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。