參數(shù)資料
型號(hào): CL-PD6710
廠商: CIRRUS LOGIC INC
元件分類(lèi): 總線控制器
英文描述: ISA-TOOPC-CARD HOST ADAPTERS
中文描述: PCMCIA BUS CONTROLLER, PQFP144
封裝: VQFP-144
文件頁(yè)數(shù): 18/128頁(yè)
文件大小: 1591K
代理商: CL-PD6710
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)當(dāng)前第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
PRELIMINARY DATA SHEET v3.1
CL-PD6710/’22
ISA–to–PC-Card Host Adapters
May 1997
18
PIN INFORMATION
-WAIT
Wait
: This input indicates to the
CL-PD67XX that the current card
access cycle is to be extended until
this signal becomes inactive (high).
55
54
116
1
I-PU
2 or 3
-CD[2:1]
Card Detect
: These inputs indicate to
the CL-PD67XX the presence of a
card in the socket. They are pulled
high internally in the chip.
70, 10
69, 10
132, 73
2
I-PU
1
-CE[2:1]
Card Enable
: These outputs are
driven low by the CL-PD67XX during
card access cycles to control
byte/word card access. -CE1 enables
even-numbered address bytes and
-CE2 enables odd-numbered address
bytes. When configured for 8-bit cards,
only -CE1 will be active and A0 will be
set to ‘1’ for odd-byte accesses.
25, 22
22, 19
86, 83
2
O-TS
2 or 3
2 mA
RESET
Reset
: This output will be high to reset
the card and low for normal operation. To
reduce power consumption of idle cards
and to prevent reset glitches to a card,
this signal is high-impedance unless a
card is fully seated in the socket and
card interface signals are enabled.
51
51
114
1
O-TS
2 or 3
2 mA
BVD2/
-SPKR/
-LED
Battery Voltage Detect 2 / Speaker /
LED
: In Memory Card Interface mode,
this input serves as the BVD2 or bat-
tery warning status input.
In I/O Card Interface mode, this input
can be configured as a card’s -SPKR
binary audio input. For disk-drive sup-
port, BVD2/-SPKR/-LED can also be
configured as a drive-status LED input.
In DMA mode, this pin can be pro-
grammed as the -DREQ input from a
DMA-capable PC Card.
60
59
122
1
I-PU
2 or 3
Table 2-2.
Socket Interface Pins
(cont.)
Pin Name
1
Description
2
Pin Number
Qty
.
I/O
Pwr.
Drive
CL-PD6710
CL-PD6722
Socket A
Socket B
1
To differentiate the sockets, all CL-PD6722 pin names have either A_ or B_ prepended to the pin names indicated. For
example, A_A[25:0] and B_A[25:0] are the independent address buses to the sockets.
2
When a socket is configured as an ATA drive interface, socket interface pin functions change. See
Table 11-1 on page 75
.
相關(guān)PDF資料
PDF描述
CL-PD6722 ISA-TOOPC-CARD HOST ADAPTERS
CL-PS6700 Low-Power PC Card Controller for the CL-PS7111
CL-PS6700-VC-A Low-Power PC Card Controller for the CL-PS7111
CL-PS7110-VC-A Low-Power System-on-a-Chip
CL-PS7110-VI-A Low-Power System-on-a-Chip
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CLPD6710VCB 制造商:CIRRUS 功能描述:*
CL-PD6710-VC-B 制造商:Cirrus Logic 功能描述:PCMCIA BUS CONTROLLER, PQFP144
CLPD6720QCB 制造商:CIRRUS 功能描述:*
CL-PD6720-QC-B 制造商: 功能描述:
CL-PD6720QC-B 制造商:CIRR 功能描述:6720-QC-B 制造商:Cirrus Logic 功能描述:6720-QC-B