- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379891 > CL-PD6710 (CIRRUS LOGIC INC) ISA-TOOPC-CARD HOST ADAPTERS PDF資料下載
參數(shù)資料
| 型號： | CL-PD6710 |
| 廠商： | CIRRUS LOGIC INC |
| 元件分類： | 總線控制器 |
| 英文描述： | ISA-TOOPC-CARD HOST ADAPTERS |
| 中文描述： | PCMCIA BUS CONTROLLER, PQFP144 |
| 封裝： | VQFP-144 |
| 文件頁數(shù)： | 50/128頁 |
| 文件大?。?/td> | 1591K |
| 代理商： | CL-PD6710 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁當(dāng)前第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁
PRELIMINARY DATA SHEET v3.1
CL-PD6710/’22
ISA–to–PC-Card Host Adapters
May 1997
50
I/O WINDOW MAPPING REGISTERS
Bit 7 — Timing Register Select 1
This bit determines the access timing specification for I/O Window 1 (see
page 72
).
7.2
System I/O Map 0–1 Start Address Low
There are two separate System I/O Map Start Address Low registers, each with identical fields. These
registers are located at the following indexes:
Index
8h
Ch
System I/O Map Start Address Low
System I/O Map 0 Start Address Low
System I/O Map 1 Start Address Low
Bits 7:0 — Start Address 7:0
This register contains the least-significant byte of the address that specifies the beginning of the
I/O space within the corresponding I/O map. I/O accesses that are equal or above this address
and equal or below the corresponding System I/O Map End Address will be mapped into the I/O
space of the corresponding PC Card.
The most-significant byte is located in the
System I/O Map 0–1 Start Address High
register (see
page
50
).
7.3
System I/O Map 0–1 Start Address High
There are two separate System I/O Map Start Address High registers, each with identical fields. These
registers are located at the following indexes:
Index
9h
Dh
System I/O Map Start Address High
System I/O Map 0 Start Address High
System I/O Map 1 Start Address High
Bits 15:8 — Start Address 15:8
This register contains the most-significant byte of the Start Address. See the description of the Start
Address field associated with bits 7:0 of the
System I/O Map 0–1 Start Address Low
register.
0
1
Accesses made with timing specified in Timing Set 0.
Accesses made with timing specified in Timing Set 1.
Register Name:
System I/O Map 0–1 Start Address Low
Index:
08h, 0Ch
Bit
7
Bit
6
Register Per: socket
Register Compatibility Type: 365
Bit
1
Bit
5
Bit
4
Bit
3
Bit
2
Bit
0
Start Address 7:0
RW:00000000
Register Name:
System I/O Map 0–1 Start Address High
Index:
09h, 0Dh
Bit
7
Bit
6
Register Per: socket
Register Compatibility Type: 365
Bit
1
Bit
5
Bit
4
Bit
3
Bit
2
Bit
0
Start Address 15:8
RW:00000000
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CL-PD6722 | ISA-TOOPC-CARD HOST ADAPTERS |
| CL-PS6700 | Low-Power PC Card Controller for the CL-PS7111 |
| CL-PS6700-VC-A | Low-Power PC Card Controller for the CL-PS7111 |
| CL-PS7110-VC-A | Low-Power System-on-a-Chip |
| CL-PS7110-VI-A | Low-Power System-on-a-Chip |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CLPD6710VCB | 制造商:CIRRUS 功能描述:* |
| CL-PD6710-VC-B | 制造商:Cirrus Logic 功能描述:PCMCIA BUS CONTROLLER, PQFP144 |
| CLPD6720QCB | 制造商:CIRRUS 功能描述:* |
| CL-PD6720-QC-B | 制造商: 功能描述: |
| CL-PD6720QC-B | 制造商:CIRR 功能描述:6720-QC-B 制造商:Cirrus Logic 功能描述:6720-QC-B |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。