參數(shù)資料
型號(hào)： celeron processor
廠商： Intel Corp.
英文描述： 32 bit Celeron Processor Mobile Module(32 位帶移動(dòng)模塊處理器)
中文描述： 32位賽揚(yáng)處理器的移動(dòng)模塊（32位帶移動(dòng)模塊處理器）
文件頁(yè)數(shù)： 34/64頁(yè)
文件大?。?/td> 799K
代理商： CELERON PROCESSOR
Celeron
Processor Mobile Module MMC-2
at 650 MHz, 600 MHz, 550 MHz, 500 MHz, and 450 MHz
28
Datasheet
243357-004
5.0
Electrical Specifications
The following section provides the electrical specifications for the Celeron processor mobile
module.
5.1
System Bus Clock Signal Quality Specifications
5.1.1
BCLK DC Specifications
NOTE:
V
ILX,min
and V
IH,max
only apply when BCLK is stopped. BCLK should be stopped in the low state. See
Table 19
for the BCLK voltage range specifications when BCLK is running.
5.1.2
BCLK AC Specifications
NOTES:
1. All AC timings for GTL+ and CMOS signals are referenced to the BCLK rising edge at 1.25V. All CMOS
signals are referenced at 0.75V.
2. The internal core clock frequency is derived from the PSB clock. The PSB clock to core clock ratio is
determined during initialization and is predetermined by the Intel mobile module. The BCLK period allows a
+0.5 nS tolerance for clock driver variation.
3. This value is measured on the rising edge of adjacent BCLKs at 1.25V. The jitter present must be accounted
for as a component of BCLK skew between devices.
4. The clock driver's closed loop jitter bandwidth must be set low to allow any PLL-based device to track the
jitter created by the clock driver. The -20 dB attenuation point, as measured into a 10-pF to a 2-pF load,
should be less than 500 kHz. This specification may be ensured by design characterization and/or measured
with a spectrum analyzer. See the
CK97 Clock Synthesizer/Driver Specification (OR-1089)
for further details.
5. These values are not 100% tested and are specified by design characterization as a clock driver
requirement.
6. Specifications labeled N/A are not available.
Table 18. BCLK DC Specifications
Symbol
Parameter
Min
Max
Unit
V
IL,BCLK
Input Low Voltage, BCLK
- 0.3
0.5
V
V
IH,BCLK
Input High Voltage, BCLK
2.0
2.625
V
Table 19. BCLK AC Specifications at the Processor Core Pins
T#
Parameter
Min
Nom
Max
Unit
Note
System Bus Frequency
N/A
100.0
N/A
MHz
Notes 5, 6
BCLK Period
N/A
10.0
N/A
nS
Notes 2, 5, 6
BCLK Period Stability
N/A
N/A
±
250
pS
Notes 3, 4, 5, 6
T3:
BCLK High Time
2.85
N/A
N/A
nS
At > 1.7V, Notes 5, 6
T4:
BCLK Low Time
2.55
N/A
N/A
nS
At > 0.7V, Notes 5, 6
T5:
BCLK Rise Time
0.175
N/A
0.875
nS
0.9V ~ 1.6V, Notes 5, 6
T6:
BCLK Fall Time
0.175
N/A
0.875
nS
1.6V ~ 0.9V, Notes 5, 6
相關(guān)PDF資料
PDF描述
CEM11C2 Dual Enhancement Mode Field Effect Transistor (N and P Channel)
CEM2005 Dual Enhancement Mode Field Effect Transistor(N and Channel)
CEM2030A Dual Enhancement Mode Field Effect Transistor(N and P Channel)
CEM2030 Dual Power MOSFET
CEM3310 Voltage Controlled Envelope Generator
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CELF001001J1 制造商:Panasonic Industrial Company 功能描述:FILTER
CELHK11-1REC5-59-3.00-AV-01-V 功能描述:CIRCUIT BRKR MAG-HYDR LEVER 3A 制造商:sensata technologies/airpax 系列:CEL 零件狀態(tài):有效 斷路器類(lèi)型:磁性（液力延遲） 額定電流:3A 額定電壓 - AC:- 額定電壓 - DC:- 極數(shù):2 致動(dòng)器類(lèi)型:搖臂 照明:- 照明電壓（標(biāo)稱值）:- 安裝類(lèi)型:面板安裝 標(biāo)準(zhǔn)包裝:1
CELHK11-1REC5-59-35.0-AV-01-V 功能描述:CIRCUIT BRKR MAG-HYDR LEVER 35A 制造商:sensata technologies/airpax 系列:CEL 零件狀態(tài):有效 斷路器類(lèi)型:磁性（液力延遲） 額定電流:35A 額定電壓 - AC:- 額定電壓 - DC:- 極數(shù):2 致動(dòng)器類(lèi)型:搖臂 照明:- 照明電壓（標(biāo)稱值）:- 安裝類(lèi)型:面板安裝 標(biāo)準(zhǔn)包裝:1
CELHK11-1REC5-71165-10-V 功能描述:CIRCUIT BREAKER MAG-HYDR LEVER 制造商:sensata technologies/airpax 系列:* 零件狀態(tài):有效 標(biāo)準(zhǔn)包裝:1
CELHK11-1REC5-71165-11-V 功能描述:CIRCUIT BREAKER MAG-HYDR LEVER 制造商:sensata technologies/airpax 系列:* 零件狀態(tài):有效 標(biāo)準(zhǔn)包裝:1
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*