參數(shù)資料
型號: celeron processor
廠商: Intel Corp.
英文描述: 32 bit Celeron Processor Mobile Module(32 位帶移動模塊處理器)
中文描述: 32位賽揚處理器的移動模塊(32位帶移動模塊處理器)
文件頁數(shù): 16/64頁
文件大?。?/td> 799K
代理商: CELERON PROCESSOR
Celeron
Processor Mobile Module MMC-2
at 650 MHz, 600 MHz, 550 MHz, 500 MHz, and 450 MHz
10
Datasheet
243357-004
3.1.5
Processor and PIIX4E/M Sideband Signals
Table 5
provides descriptions of the processor and PIIX4E/M sideband signals.
NOTE:
See
Table 8
for V_CPUPU definition.
Table 5. Processor and PIIX4E/M Sideband Signal Description
Name
Type
Voltage
Description
FERR#
O D
CMOS
V_CPUPU
Numeric Co-processor Error:
This pin functions as an FERR# signal
supporting co-processor errors. This signal is tied to the co-processor
error signal on the processor, and it is pulled active low by the
processor to the PIIX4E/M.
IGNNE#
I D
CMOS
V_CPUPU
Ignore Error:
This open-drain signal is connected to the Ignore Error
pin on the processor, and it is driven by the PIIX4E/M.
INT#
I D
CMOS
V_CPUPU
Initialization:
INIT# is asserted by the PIIX4E/M to the processor for
system initialization. This signal is an open-drain.
INTR
I D
CMOS
V_CPUPU
Processor Interrupt:
INTR is driven by the PIIX4E/M to signal the
processor that an interrupt request is pending and needs to be serviced.
This signal is an open-drain.
NMI
I D
CMOS
V_CPUPU
Non-maskable Interrupt:
NMI is used to force a non-maskable
interrupt to the processor.
The PIIX4E/M ISA bridge generates an NMI
when either SERR# or IOCHK# is asserted, depending on how the NMI
Status and Control Register is programmed. This signal is an open-
drain.
A20M#
I D
CMOS
V_CPUPU
Address Bit 20 Mask:
When enabled, this open-drain signal causes
the processor to emulate the address wraparound at 1 MB, which
occurs on the Intel 8086 processor.
SMI#
I D
CMOS
V_CPUPU
System Management Interrupt:
SMI# is an active low synchronous
output from the PIIX4E/M that is asserted in response to one of many
enabled hardware or software events.
The SMI# open-drain signal can
be an asynchronous input to the processor.
However, in this chipset
SMI# is synchronous to PCLK.
STPCLK#
I D
CMOS
V_CPUPU
Stop Clock:
STPCLK# is an active-low, synchronous open-drain output
from the PIIX4E/M that is asserted in response to one of many
hardware or software events.
STPCLK# connects directly to the
processor, and it is synchronous to PCICLK.
When the processor
samples STPCLK# asserted, it responds by entering a low-power state
(Quick Start). The processor will only exit this mode when this signal is
deasserted.
相關PDF資料
PDF描述
CEM11C2 Dual Enhancement Mode Field Effect Transistor (N and P Channel)
CEM2005 Dual Enhancement Mode Field Effect Transistor(N and Channel)
CEM2030A Dual Enhancement Mode Field Effect Transistor(N and P Channel)
CEM2030 Dual Power MOSFET
CEM3310 Voltage Controlled Envelope Generator
相關代理商/技術參數(shù)
參數(shù)描述
CELF001001J1 制造商:Panasonic Industrial Company 功能描述:FILTER
CELHK11-1REC5-59-3.00-AV-01-V 功能描述:CIRCUIT BRKR MAG-HYDR LEVER 3A 制造商:sensata technologies/airpax 系列:CEL 零件狀態(tài):有效 斷路器類型:磁性(液力延遲) 額定電流:3A 額定電壓 - AC:- 額定電壓 - DC:- 極數(shù):2 致動器類型:搖臂 照明:- 照明電壓(標稱值):- 安裝類型:面板安裝 標準包裝:1
CELHK11-1REC5-59-35.0-AV-01-V 功能描述:CIRCUIT BRKR MAG-HYDR LEVER 35A 制造商:sensata technologies/airpax 系列:CEL 零件狀態(tài):有效 斷路器類型:磁性(液力延遲) 額定電流:35A 額定電壓 - AC:- 額定電壓 - DC:- 極數(shù):2 致動器類型:搖臂 照明:- 照明電壓(標稱值):- 安裝類型:面板安裝 標準包裝:1
CELHK11-1REC5-71165-10-V 功能描述:CIRCUIT BREAKER MAG-HYDR LEVER 制造商:sensata technologies/airpax 系列:* 零件狀態(tài):有效 標準包裝:1
CELHK11-1REC5-71165-11-V 功能描述:CIRCUIT BREAKER MAG-HYDR LEVER 制造商:sensata technologies/airpax 系列:* 零件狀態(tài):有效 標準包裝:1