參數(shù)資料
型號(hào): CD1865
廠商: Intel Corp.
英文描述: Intelligent Eight-Channel Communications Controller
中文描述: 智能八通道通信控制器
文件頁(yè)數(shù): 68/150頁(yè)
文件大?。?/td> 871K
代理商: CD1865
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)當(dāng)前第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)
CD1865
Intelligent Eight-Channel Communications Controller
68
Datasheet
7.1.10
Programming Notes
If a special condition (for example, framing or a parity error) occurred on a special character, the
CD1865 does not interpret this character as matched. Flow-control characters that are processed
and discarded because FCT is set never cause an overrun.
Special Character Recognition only occurs on characters that have no other problems or errors.
There is one case where the CD1865 does not find a special character even though the character
has been correctly received. If a good character arrives as the ninth character (for example, the
FIFO is full), it stays in a Holding register. If another character arrives, the good character in the
Holding register has its status marked as
overflow
, indicating that it is the last good character
received; however, it is not recognized as a special character.
There are two cases where the CD1865 might not detect a two-character sequence. If the first
character has been found, but no other character has been received for a long period of time and the
Receive Time-out event occurs, no match is found because the first character is flushed up to the
host. If special-character detection is disabled by clearing SCDE just when the CD1865 has
received the first two-character special-character sequence, but has not received the second
character yet, the first character is lost.
7.2
Transmitter Operation
7.2.1
Basic Operation
Refer to
Figure 24 on page 69
for a diagram of transmitter operation. Upon power-on reset, all
transmitters are disabled with their Transmit Output held in the
Mark
or a logic
1
condition.
Other channel parameters are undefined. The minimum configuration of a channel for transmission
consists of specifying the bit rate, parity, and number of Stop bits. In-band and Out-of-Band Flow
Control should also be set as required. Next, set either (or both) of the service request enable bits.
Then issue the Transmit Enable Command and either of two service request enable bits. For normal
operation, set the TxRDY bit. This causes a service request to be issued when the FIFO is empty.
Since on power-up the FIFO is empty, a service request is received (less than 1 ms.), and at that
time data can be transferred to the FIFO. Data can not be transferred to the FIFO as part of channel
initialization; instead one has to be in the service-request routine to do this. Refer to the
Section 5.3
for details.
Once the channel is initialized and serviced, and a character is written into the Transmit FIFO, the
transmitter starts to transmit by first sending the Start bit (space or a logic
0
) followed by the data
character according to predefined character length, least significant bit first. An optional parity bit
(none, odd, even, or forced) is appended followed by the final Stop bit (a logic
1
or a
Mark
).
The length of the Stop bit can be one, one-and-a-half, two, or two-and-a-half bit-times long.
The transmitter continues sending characters one after the other until the Transmit FIFO is empty.
When the Transmit FIFO is empty and the last character is sent, the transmitter stops transmission
and holds the TxD Output in the
Mark
(1) condition. Transmission resumes another character is
in the FIFO.
In some cases it must be determined if the channel is completely done transmitting the last bit of
the last character
for instance, before changing the bit rate. In such a case, the service request is
to be issued only when the last character is sent, rather than when the FIFO is empty. In this case,
instead of setting the TxRDY bit, set the TxMpty bit. This causes a service request to be issued
only when the transmitter is completely empty.
相關(guān)PDF資料
PDF描述
CD22100 CMOS 4 x 4 Crosspoint Switch with Control Memory High-Voltage Type (20V Rating)
CD22100E CMOS 4 x 4 Crosspoint Switch with Control Memory High-Voltage Type (20V Rating)
CD22100F CMOS 4 x 4 Crosspoint Switch with Control Memory High-Voltage Type (20V Rating)
CD22101 CMOS 4 x 4 x 2 Crosspoint Switch with Control Memory
CD22101E CMOS 4 x 4 x 2 Crosspoint Switch with Control Memory
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CD1865N 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC
CD1865P 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC
CD1866N 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC
CD1866P 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC
CD1867N 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC