- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄379803 > CD1865 (Intel Corp.) Intelligent Eight-Channel Communications Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | CD1865 |
| 廠商： | Intel Corp. |
| 英文描述： | Intelligent Eight-Channel Communications Controller |
| 中文描述： | 智能八通道通信控制器 |
| 文件頁(yè)數(shù)： | 130/150頁(yè) |
| 文件大小： | 871K |
| 代理商： | CD1865 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)當(dāng)前第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)
CD1865
—
Intelligent Eight-Channel Communications Controller
130
Datasheet
t
26
DTACK* negate after DS* {RD* or WR*} negation
10
t
27
ACKOUT* assert after CS* and DS* active on register acknowledge cycle
with no match
22
13
t
28
DTACK* active pull-up time
14
t
29
ACKOUT* high after end of cycle
22
NOTES:
1. Unless otherwise noted, all values are in nanoseconds (ns).
2. The reference to DS* and CS* refers to whichever one goes active last; that is, both signals must meet the setup time
requirement.
3. Enabling the Register Acknowledge (
‘
regack
’
) feature changes the timing somewhat, even on cycles where
‘
regack
’
is not
being used.
4. Calculated value; guaranteed by design, but not tested.
5. For Motorola-style interface, refers to R/W*.For Intel-style interface, refers to RD* or WR* (whichever is inactive for that
cycle).
6. A cycle must positively end before another begins; that is, control signals shall return to states such that no cycle is pending
or active.
7. Guaranteed by design, but not tested.
8. During Register Based Acknowledge cycles, these signals must be held in the correct state until valid data is presented by
the device, as indicated by DTACK* going active. Note that in daisy-chain applications, the response from the chain may be
quite long due to the ACKIN*-ACKOUT* propagation delay required for the actual interrupting device to receive the select
(ACKIN*). Waiting for the active DTACK* from the chain eliminates any timing problems relating to these parameters.
9. ACKIN* must be low for at least one clock period plus setup and hold times if there is only one CD1865 in the daisy chain. If
there is more than one CD1865 in a daisy chain, ACKIN* must be low until it has rippled all the way down the chain.
10.When using the clock out (CKOUT) of one CD1865 to drive subsequent CD1865s (such as in daisy-chain environments),
CKOUT is skewed (delayed) by 3 ns from the internal clock. Therefore, on subsequent CD1865s, setup times are improved
by 3 ns and hold times are derated by 3 ns.
11.For clock periods greater than 100 ns (10 MHz or less clock), rise and fall time may be 5 ns maximum.
12.Greater than a
‘
0
’
by design, but not tested.
13.This is the time for ACKOUT* to assert on register acknowledge cycles. ACKOUT* asserts if the device determines the
acknowledgment is not intended for that part. If ACKOUT* asserts, the device does not drive the data bus or assert DTACK*.
These functions are left to a device further down the daisy chain that accepts the acknowledge cycle.
14.DTACK* sources current (drives
‘
high
’
) until the voltage on the DTACK* line is approximately 1.5 volts. Then DTACK* goes to
an
‘
open-drain
’
(high-impedance) state.
Figure 29. Clocked Bus Interface Reset
Table 10. Clocked Timings
(Sheet 2 of 2)
Number in
Figures
Description
MIN (1)
MAX (1)
Notes
V
CC
CLK
RESET*
t
18
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CD22100 | CMOS 4 x 4 Crosspoint Switch with Control Memory High-Voltage Type (20V Rating) |
| CD22100E | CMOS 4 x 4 Crosspoint Switch with Control Memory High-Voltage Type (20V Rating) |
| CD22100F | CMOS 4 x 4 Crosspoint Switch with Control Memory High-Voltage Type (20V Rating) |
| CD22101 | CMOS 4 x 4 x 2 Crosspoint Switch with Control Memory |
| CD22101E | CMOS 4 x 4 x 2 Crosspoint Switch with Control Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CD1865N | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| CD1865P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| CD1866N | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| CD1866P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| CD1867N | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。