- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379803 > CD1865 (Intel Corp.) Intelligent Eight-Channel Communications Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | CD1865 |
| 廠商： | Intel Corp. |
| 英文描述： | Intelligent Eight-Channel Communications Controller |
| 中文描述： | 智能八通道通信控制器 |
| 文件頁數(shù)： | 23/150頁 |
| 文件大?。?/td> | 871K |
| 代理商： | CD1865 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁
Intelligent Eight-Channel Communications Controller
—
CD1865
Datasheet
23
The CD1865 workload can be divided into two categories:
Bit-to-character conversion (and vice versa)
—
the
‘
traditional
’
UART function
Character-level processing such as flow control, FIFO management, and host interface
functions
The CD1865 internal processor handles all these tasks in firmware. A foreground/background
scheme is used: foreground for internal bit-engine interrupts and background for everything else.
This internal structure represented in
Figure 3 on page 24
, shows how the foreground
communicates with the background. Foreground code handles bit-to-character assembly for
receive, and character-to-bit disassembly for transmit. In either case a Holding register, together
with a Full/Empty bit, acts as the
‘
gateway
’
between the interrupt-driven foreground and the
polling-loop background code.
The background code executes the polling loop as shown in
Figure 4
. After power-on reset, the
software runs continuously in an inner and an outer loop. Lower-priority tasks are handled in the
outer loop, and higher-priority tasks are handled in the inner loop. The highest-priority tasks are bit
events that are handled by foreground (that is, interrupt-driven) code.
The inner loop executes eight times as often as the outer loop. It checks each channel
’
s Full/Empty
bits to sense if another character needs to be moved. It first checks receive, and if there is a
character to be moved, it is moved and execution moves on to the next channel. If receive data does
not need processing, then transmit is checked. This mechanism gives a slightly higher priority to
receive than to transmit, and is favorable because missing a receive character is a fatal error and
being late in transmitting one is not an error. (The effect of this can be observed by programming
the CD1865 for higher-than-rated serial baud rates and providing a source of receive traffic with
virtually 100-percent loading. As the CD1865 is heavily loaded, it leaves short gaps between
transmit characters because the firmware is following the
‘
receive
’
path through the code. Refer to
Section 6.2.5
for details on maximum performance and maximum line speed).
After eight passes through the inner loop (for example, checking all eight channels for data), one
pass is made through the outer loop. This pass checks one channel for host commands (such as
‘
Send Special Character
’
), timer functions, and a condition that requires posting an external service
request (for example, Receive FIFO full, Transmit FIFO empty, modem signal change, and so on).
If required, the firmware posts the service request within the queue of the appropriate service-
request logic. It then continues normal operation, until the host responds to the service request.
After a single pass through the outer loop, eight passes through the inner loop are again made.
In most cases the CD1865 checks the appropriate bit in RAM to determine which options are
enabled and then modifies its processing accordingly. Some control bits must be interpreted and
moved by the CD1865 firmware from their location in Option Bit registers to other locations in the
device. Therefore, the host must notify the CD1865 when these bits are modified. Then, the
CD1865 alters the channel as commanded. For details on channel command functions, refer to
Section 7.2
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CD22100 | CMOS 4 x 4 Crosspoint Switch with Control Memory High-Voltage Type (20V Rating) |
| CD22100E | CMOS 4 x 4 Crosspoint Switch with Control Memory High-Voltage Type (20V Rating) |
| CD22100F | CMOS 4 x 4 Crosspoint Switch with Control Memory High-Voltage Type (20V Rating) |
| CD22101 | CMOS 4 x 4 x 2 Crosspoint Switch with Control Memory |
| CD22101E | CMOS 4 x 4 x 2 Crosspoint Switch with Control Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CD1865N | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| CD1865P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| CD1866N | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| CD1866P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| CD1867N | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。