參數(shù)資料
型號(hào): CD1865
廠商: Intel Corp.
英文描述: Intelligent Eight-Channel Communications Controller
中文描述: 智能八通道通信控制器
文件頁(yè)數(shù): 120/150頁(yè)
文件大?。?/td> 871K
代理商: CD1865
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)當(dāng)前第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)
CD1865
Intelligent Eight-Channel Communications Controller
120
Datasheet
Bit 5 indicates whether the CD1865 is looking for a Start bit. If bit 5 is a
1
, it is looking. If bit 5 is
a
0
, it is receiving a character.
9.4.8
Receive Time-Out Period Register
This register defines the time period for two functions related to the Receive FIFO. As each
character is moved to the Receive FIFO, the Receive Timer is reloaded with the Receive Data
Time-out Period. The Receive Timer is then decremental on each tick of the Prescaler Counter. If
the Receive Timer reaches a
0
, it causes a Receive Good Data Service Request.
There is another optional feature called No New Data Time-out. When enabled, the Receive Timer
generates a Receive Exception if the timer expires after the last data is transferred from the FIFO to
the host. This is intended to tell the host that no more data is arriving, and to go ahead and process
the buffer.
The Receive Time-out Period register defines the time-out period for both of these functions. It
counts in time increments defined by the prescaler.
9.4.9
Receive Bit Rate Period Registers (High/Low)
Register Name: RTPR
Register Description: Receive Time-Out Period Register
Default Value: 5
Access: Read/Write
Bit 7
Bit 6
8-Bit Hex Address: $18
Intel Hex Address: $30
Motorola Hex Address: $31
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Receiver Data Time-out Period
Register Name: RBPRH
Register Description: Receive Bit Rate Period Register (High)
Default Value: 0
Access: Read/Write
Bit 7
Bit 6
8-Bit Hex Address: $31
Intel Hex Address: $62
Motorola Hex Address: $63
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Receiver Bit Rate Divisor Byte
Register Name: RBPRL
Register Description: Receive Bit Rate Period Register (Low)
Default Value: 0
Access: Read/Write
Bit 7
Bit 6
8-Bit Hex Address: $32
Intel Hex Address: $64
Motorola Hex Address: $65
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Receiver Bit Rate Divisor Byte
相關(guān)PDF資料
PDF描述
CD22100 CMOS 4 x 4 Crosspoint Switch with Control Memory High-Voltage Type (20V Rating)
CD22100E CMOS 4 x 4 Crosspoint Switch with Control Memory High-Voltage Type (20V Rating)
CD22100F CMOS 4 x 4 Crosspoint Switch with Control Memory High-Voltage Type (20V Rating)
CD22101 CMOS 4 x 4 x 2 Crosspoint Switch with Control Memory
CD22101E CMOS 4 x 4 x 2 Crosspoint Switch with Control Memory
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CD1865N 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC
CD1865P 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC
CD1866N 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC
CD1866P 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC
CD1867N 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC