- 您現在的位置：買賣IC網 > PDF目錄379803 > CD1865 (Intel Corp.) Intelligent Eight-Channel Communications Controller PDF資料下載
參數資料
| 型號： | CD1865 |
| 廠商： | Intel Corp. |
| 英文描述： | Intelligent Eight-Channel Communications Controller |
| 中文描述： | 智能八通道通信控制器 |
| 文件頁數： | 36/150頁 |
| 文件大小： | 871K |
| 代理商： | CD1865 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁
CD1865
—
Intelligent Eight-Channel Communications Controller
36
Datasheet
1. Provide three levels of interrupt support, with three separate levels and three separate vectors.
This is well-suited to Motorola
680X0 processors.
2. Provide a single level of interrupt support; this is an effective method when using 8-bit
processors such as the Z-80 and many Intel
microprocessors.
3. Poll the device directly in software.
Once the host has
‘
noticed
’
the service request, it has the following two choices for acknowledging
the request and beginning to service it:
Acknowledge the request by a hardware-based service acknowledgment, as is typically done
in interrupt-driven systems.
Acknowledge the request in software by reading from a register in the CD1865.
Thus, there are six theoretically possible options for interfacing the CD1865 to the host system.
Two of the methods (2a and 3a) are not practical to implement without external hardware, and offer
no performance advantage. Each of the other four methods has advantages and drawbacks
depending on the type of host CPU being used and whether or not that host CPU supports more
than one CD1865. The four methods used are listed in
Table 4
.
This method is called
‘
Full Interrupt
–
Type A
’
. The system is fully interrupt driven with
acknowledgments in hardware. It requires a host with at least three interrupt priority levels
available and the ability to acknowledge on multiple levels. This is the technique used by
Motorola 680X0 processors. It is the most efficient method when the host CPU has a relatively
fast interrupt context switch time and when the host CPU has duties other than driving the
CD1865s.
This method is called
‘
Full Interrupt
–
Type B
’
. It still has three levels of interrupt, but
provides a single acknowledgment level. It is commonly used in Intel-type processor systems
where there is an 8259A interrupt controller. The 8259A receives the three levels of interrupt,
but it provides its own vector to the host rather than that of the CD1865s. Then the host
acknowledges the CD1865s Service Request by reading the Vector register.
This method is called
‘
Single Interrupt
’
, and is best-suited to systems having only a single
interrupt input, such as most 8-bit microprocessors. After the host receives its interrupt and is
entering its interrupt service routine, it reads the CD1865 to evaluate which of the three types
of service requests is responsible for the interrupt.Then it acknowledges the interrupt by
reading the appropriate Request Acknowledge register. Note that the single interrupt signal
must be generated by the logical OR of the three request outputs with external output gates,
not by
‘
wire-OR
’
ing
’
them.
Table 4. Service Request Methods
How the host detects the Service Request
1. Three-level
Hardware
Interrupt
2. Single-level
Hardware
Interrupt
3. Software
Polling
How the host
acknowledges the
Interrupt
a. Hardware-based
service
acknowledge
1a
Full Interrupt
–
Type A
2a Not recommended
(Inefficient)
3a Not recommended
(Inefficient)
b. Software-based
service
acknowledge
1b
Full Interrupt
–
Type B
2b
Single Interrupt
3b
Software Polled
相關PDF資料 |
PDF描述 |
|---|---|
| CD22100 | CMOS 4 x 4 Crosspoint Switch with Control Memory High-Voltage Type (20V Rating) |
| CD22100E | CMOS 4 x 4 Crosspoint Switch with Control Memory High-Voltage Type (20V Rating) |
| CD22100F | CMOS 4 x 4 Crosspoint Switch with Control Memory High-Voltage Type (20V Rating) |
| CD22101 | CMOS 4 x 4 x 2 Crosspoint Switch with Control Memory |
| CD22101E | CMOS 4 x 4 x 2 Crosspoint Switch with Control Memory |
相關代理商/技術參數 |
參數描述 |
|---|---|
| CD1865N | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| CD1865P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| CD1866N | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| CD1866P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| CD1867N | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
發(fā)布緊急采購，3分鐘左右您將得到回復。