- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄166217 > AM54BDS128AGT89IT (ADVANCED MICRO DEVICES INC) SPECIALTY MEMORY CIRCUIT, PBGA93 PDF資料下載
參數(shù)資料
| 型號(hào)： | AM54BDS128AGT89IT |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 存儲(chǔ)器 |
| 英文描述： | SPECIALTY MEMORY CIRCUIT, PBGA93 |
| 封裝： | 10 X 10 MM, 0.80 PITCH, FBGA-93 |
| 文件頁(yè)數(shù)： | 29/71頁(yè) |
| 文件大?。?/td> | 1031K |
| 代理商： | AM54BDS128AGT89IT |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)當(dāng)前第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)
35
Am54BDS128AG
July 23, 2002
ADV ANCE
I N FO RMAT I O N
from a “0” to a “1.” If the time between additional sec-
tor erase commands from the system can be assumed
to be less than 50 s, the system need not monitor
DQ3. See also the Sector Erase Command Sequence
section.
After the sector erase command is written, the system
should read the status of DQ7 (Data# Polling) or DQ6
(Toggle Bit I) to ensure that the device has accepted
the command sequence, and then read DQ3. If DQ3 is
“1,” the Embedded Erase algorithm has begun; all fur-
ther commands (except Erase Suspend) are ignored
until the erase operation is complete. If DQ3 is “0,” the
device will accept additional sector erase commands.
To ensure the command has been accepted, the sys-
tem software should check the status of DQ3 prior to
and following each subsequent sector erase com-
mand. If DQ3 is high on the second status check, the
last command might not have been accepted.
Table 15 shows the status of DQ3 relative to the other
status bits.
Table 15.
Write Operation Status
Notes:
1. DQ5 switches to ‘1’ when an Embedded Program or Embedded Erase operation has exceeded the maximum timing limits.
Refer to the section on DQ5 for more information.
2. DQ7 and DQ2 require a valid address when reading status
information. Refer to the appropriate subsection for further
details.
3. When reading write operation status bits, the system must
always provide the bank address where the Embedded
Algorithm is in progress. The device outputs array data if
the system addresses a non-busy bank.
4. The system may read either asynchronously or synchronously (burst) while in erase suspend. RDY will function exactly as in
non-erase-suspended mode.
Status
DQ7
DQ6
DQ5
DQ3
DQ2
Standard
Mode
Embedded Program Algorithm
DQ7#
Toggle
0
N/A
No toggle
Embedded Erase Algorithm
0
Toggle
0
1
Toggle
Erase
Suspend
Mode
Erase-Suspend-
Read (Note 4)
Erase
Suspended Sector
1
No toggle
0
N/A
Toggle
Non-Erase Suspended
Sector
Data
Erase-Suspend-Program
DQ7#
Toggle
0
N/A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM7200-65RC | 256 X 9 OTHER FIFO, 65 ns, PDIP28 |
| AM7200-80RC | 256 X 9 OTHER FIFO, 80 ns, PDIP28 |
| AM7201-25DC | 512 X 9 OTHER FIFO, 25 ns, CDIP28 |
| AM7203-65JC | 2K X 9 OTHER FIFO, 65 ns, PQCC32 |
| AM7831X | DUAL LINE DRIVER, UUC16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM54S | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Four-Bit Shifter With Three-State Outputs |
| AM54S350 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Four-Bit Shifter With Three-State Outputs |
| AM-55 | 制造商:Amprobe Test Tools 功能描述:Digital Multimeter |
| AM-550 | 功能描述:數(shù)字萬(wàn)用表 Digital Multimeter TRMS RoHS:否 制造商:Tektronix 產(chǎn)品:Multimeters 類型:Bench 準(zhǔn)確性:0.04 % 電壓范圍:2 V to 2 kV 電阻范圍: 電容范圍: 顯示計(jì)數(shù): 頻率:10 Hz to 45 Hz, 850 Hz to 1 MHz 測(cè)距: 真均方根值: 數(shù)據(jù)保持: |
| AM55-0001 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:140 mW Power Amplifier with T/R and Diversity Switches 2.42.5 GHz |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。