![](http://datasheet.mmic.net.cn/380000/-PD98501_datasheet_16745028/-PD98501_345.png)
CHAPTER 5 ETHERNET CONTROLLER
Preliminary User’s Manual S14767EJ1V0UM00
345
5.2.2 DMA and FIFO management registers
These registers control to transfer receive and transmit data by internal DMAC of this block.
Table 5-4. DMA and FIFO Management Registers Map
Address
Register
Description
R/W
Default
200H
En_TXCR
Transmit Configuration Register
R/W
0000_0000H
204H
En_TXFCR
Transmit FIFO Control Register
R/W
FFFF_40C0H
208H
En_TXDTR
Transmit Data Register
W
0000_0000H
20CH
En_TXSR
Transmit Status Register
R
0000_0000H
210H
N/A
Reserved for future use
-
-
214H
En_TXDPR
Transmit Descriptor Register
R/W
0000_0000H
218H
En_RXCR
Receive Configuration Register
R/W
0000_0000H
21CH
En_RXFCR
Receive FIFO Control Register
R/W
C040_0040H
220H
En_RXDTR
Receive Data Register
R
0000_0000H
224H
En_RXSR
Receive Status Register
R
0000_0000H
228H
N/A
Reserved for future use
-
-
22CH
En_RXDPR
Receive Descriptor Register
R/W
0000_0000H
230H
En_RXPDR
Receive Pool Descriptor Register
R/W
0000_0000H
Remark
n =1, 2
n = 1: Ethernet Controller #1,
n = 2: Ethernet Controller #2
5.2.3 Interrupt and configuration registers
These register control interrupt occur and configuration for this block.
Table 5-5. Interrupt and Configuration Registers Map
Address
Register
Description
R/W
Default
234H
En_CCR
Configuration Register
R/W
0000_0000H
238H
En_ISR
Interrupt Service Register
R
0000_0000H
23CH
En_MSR
Mask Serves Register
R/W
0000_0000H
Remark
n =1, 2
n = 1: Ethernet Controller #1,
n = 2: Ethernet Controller #2