![](http://datasheet.mmic.net.cn/380000/-PD98501_datasheet_16745028/-PD98501_342.png)
CHAPTER 5 ETHERNET CONTROLLER
342
Preliminary User’s Manual S14767EJ1V0UM00
Table 5-2. MAC Control Register Map
Address
Register
Description
R/W
Default
00H
En_MACC1
MAC configuration register 1
R/W
0000_0000H
04H
En_MACC2
MAC configuration register 2
R/W
0000_0000H
08H
En_IPGT
Back-to-Back IPG register
R/W
0000_0013H
0CH
En_IPGR
Non Back-to-Back IPG register
R/W
0000_0E13H
10H
En_CLRT
Collision register
R/W
0000_370FH
14H
En_LMAX
Max packet length register
R/W
0000_0600H
18H-1CH
N/A
Reserved for future use
-
-
20H
En_RETX
Retry count register
R/W
0000_0000H
24H-50H
N/A
Reserved for future use
-
-
54H
En_LSA2
Station Address register 2
R/W
0000_0000H
58H
En_LSA1
Station Address register 1
R/W
0000_0000H
5CH
En_PTVR
Pause timer value read register
R
0000_0000H
60H
N/A
Reserved for future use
-
-
64H
En_VLTP
VLAN type register
R/W
0000_0000H
80H
En_MIIC
MII configuration register
R/W
0000_0000H
84H-90H
N/A
Reserved for future use
-
-
94H
En_MCMD
MII command register
W
0000_0000H
98H
En_MADR
MII address register
R/W
0000_0000H
9CH
En_MWTD
MII write data register
R/W
0000_0000H
A0H
En_MRDD
MII read data register
R
0000_0000H
A4H
En_MIND
MII indicator register
R
0000_0000H
A8H-C4H
N/A
Reserved for future use
-
-
C8H
En_AFR
Address Filtering register
R/W
0000_0000H
CCH
En_HT1
Hash table register 1
R/W
0000_0000H
D0H
En_HT2
Hash table register 2
R/W
0000_0000H
D4H-D8H
N/A
Reserved for future use
-
-
DCH
En_CAR1
Carry register 1
R/W
0000_0000H
E0H
En_CAR2
Carry register 2
R/W
0000_0000H
E4H-12CH
N/A
Reserved for future use
-
-
130H
En_CAM1
Carry mask register 1
R/W
0000_0000H
134H
En_CAM2
Carry mask register 2
R/W
0000_0000H
138H-13CH
N/A
Reserved for future use
-
-
Remarks 1.
These reserve registers must not be accessed.
2.
n =1, 2
n = 1: Ethernet Controller #1,
n = 2: Ethernet Controller #2