![](http://datasheet.mmic.net.cn/380000/-PD98501_datasheet_16745028/-PD98501_105.png)
CHAPTER 2 V
R
4120A
Preliminary User’s Manual S14767EJ1V0UM00
105
Table 2-37. Two-/Three-Operand Register Type (2/2)
Instruction
Format and Description
Exclusive OR
XOR rx, ry
The contents of general register ry are Exclusive-ORed with the contents of general register rx in 1-bit
units. The result is placed in general register rx.
NOT
NOT rx, ry
The contents of general register ry are inverted in 1-bit units and placed in general register rx.
Move
MOVE ry, r32
The contents of general register r32 are moved to general register ry. r32 can specify any one of the
32 general registers.
Move
MOVE r32, rz
The contents of general register rz are moved to general register r32. r32 can specify any one of the
32 general registers.
Table 2-38. Shift Instructions (1/2)
Instruction
Format and Description
Shift Left Logical
SLL rx, ry, immediate
The 32-bit contents of general register ry are shifted left and zeros are inserted into the emptied low-
order bits. The 3-bit immediate specifies the shift count. A shift count of 0 is interpreted as a shift
count of 8. The result is placed in general register rx. In the 64-bit mode, the value that is formed by
sign-extending shifted 32-bit value is stored as the result.
Shift Right Logical
SRL rx, ry, immediate
The 32-bit contents of general register ry are shifted right, and zeros are inserted into the emptied high-
order bits. The 3-bit immediate specifies the shift count. A shift count of 0 is interpreted as a shift
count of 8. The result is placed in general register rx. In the 64-bit mode, the value that is formed by
sign-extending shifted 32-bit value is stored as the result.
Shift Right Arithmetic
SRA rx, ry, immediate
The 32-bit contents of general register ry are shifted right and the emptied high-order bits are sign
extended. The 3-bit immediate specifies the shift count. A shift count of 0 is interpreted as a shift
count of 8. In the 64-bit mode, the value that is formed by sign-extending shifted 32-bit value is stored
as the result.
Shift Left Logical
Variable
SLLV ry, rx
The 32-bit contents of general register ry are shifted left, and zeros are inserted into the emptied low-
order bits. The five low-order bits of general register rx specify the shift count. The result is placed in
general register ry. In the 64-bit mode, the value that is formed by sign-extending shifted 32-bit value
is stored as the result.
Shift Right Logical
Variable
SRLV ry, rx
The 32-bit contents of general register ry are shifted right, and the emptied high-order bits are sign
extended. The five lower-order bits of general register rx specify the shift count. The register is placed
in general register ry. In the 64-bit mode, the value that is formed by sign-extending shifted 32-bit
value is stored as the result.
Shift Right Arithmetic
Variable
SRAV ry, rx
The 32-bit contents of general register ry are shifted right, and the emptied high-order bits are sign
extended. The five low-order bits of general register rx specify the shift count. The result is placed in
general register ry. In the 64-bit mode, the value that is formed by sign-extending shifted 32-bit value
is stored as the result.