![](http://datasheet.mmic.net.cn/380000/-PD98501_datasheet_16745028/-PD98501_276.png)
CHAPTER 4 ATM CELL PROCESSOR
276
Preliminary User’s Manual S14767EJ1V0UM00
V
R
4120A and RISC Core share external memory spaces. Shared memory will be implemented by using SDRAM
devices. The address in V
R
4120A RISC Processor memory space will be determined by S/W and notified to RISC
Core by setting A_IBBAR (IBus data Base Address Register). Its capacity depends on the total capacity of physical
memory, but not exceeds 4MB.
4.2.1 Work RAM and register space
Work RAM and Register Space is shown in Figure 4-7. It contains Work RAM, PHY space, and register space.
The capacity of Work RAM is 16KB max. It can be accessed by using “Indirect command”. In register space, A_GMR
(general mode register), A_GSR (general status register), A_CMR (command register), A_CER (command extension
register) and other registers will be mapped. In PHY space, PHY devices can be accessed through UTOPIA
management I/F.
Figure 4-7. Work RAM and Register Space
xx80_FFFFH
xx80_F000H
ATM Cell Processor
Registers
xx80_E000H
Reserved for
PHY Devices
xx80_3FFFH
xx80_0000H
Work RAM
(12KB)
Internal memory space and peripheral space are exclusively used by RISC Core and cannot be seen by other
blocks. Internal memory space will be used as stack and global variable space. In peripheral space, an interrupt
controller and some other special blocks will be mapped. Scheduling table, VC lookup table, IP lookup table, Cell
Timer, and ABR rate translator will be mapped in peripheral space as well.
Instruction memory space will be placed in SDRAM space. The address V
R
4120A RISC Processor memory space
will be determined by S/W and notified to RISC Core by setting A_INBAR (Instruction Base Address Register).
Instruction memory space is mapped on SDRAM space to achieve faster instruction access.
4.2.2 Shard memory
ATM Cell Processor has at most 4MB of buffer memory that is mainly used as cell buffer and packet buffer. This
memory will be implemented off the chip, or on SDRAM. V
R
4120A RISC Processor can access this memory via.
System Controller. Address of External Shared Memory will be translated into V
R
4120A RISC Processor memory
space by adding content of A_IBBAR (IBus data Base Address Register). A_IBBAR will be set during initializing
period.