參數(shù)資料
型號： ST72331
廠商： 意法半導(dǎo)體
英文描述： 8-Bit MCU with 8 to 16K ROM/OTP/EPROM, 256 EEPROM, 384 to 512 Bytes RAM, ADC, WDG, SCI, SPI and 2 Timers(8位微控制器(8M))
中文描述： 8位微控制器與8至16K的光碟/雙層/存儲器，256的EEPROM，384字節(jié)RAM為512，藝發(fā)局，水分散粒劑，脊髓損傷，SPI和2計(jì)時器（8位微控制器（8米））
文件頁數(shù)： 73/98頁
文件大?。?/td> 1123K
代理商： ST72331
73/98
ST72331
SERIAL PERIPHERAL INTERFACE
(Cont’d)
Status Register (SR)
Read Only
Reset Value: 0000 0000 (00h)
Bit 7 =
SPIF
Serial Peripheral data transfer flag.
This bit is set by hardware when a transfer has
been completed. An interrupt is generated if
SPIE=1 in the CR register. It is cleared by a soft-
ware sequence (an access to the SR register fol-
lowed by a read or write to the DR register).
0: Data transfer is in progress or has been ap-
proved by a clearing sequence.
1: Data transfer between the device and an exter-
nal device has been completed.
Note:
While the SPIF bit is set, all writes to the DR
register are inhibited.
Bit 6 =
WCOL
Write Collision status.
This bit is set by hardware when a write to the DR
register is done during a transmit sequence. It is
cleared by a software sequence (see
Figure 42
).
0: No write collision occurred
1: A write collision has been detected
Bit 5 = Unused.
Bit 4 =
MODF
Mode Fault flag.
This bit is set by hardware when the SS pin is
pulled low in master mode (see
Section 4.6.4.5
Master Mode Fault
). An SPI interrupt can be gen-
erated if SPIE=1 in the CR register. This bit is
cleared by a software sequence (An access to the
SR register while MODF=1 followed by a write to
the CR register).
0: No master mode fault detected
1: A fault in master mode has been detected
Bits 3-0 = Unused.
Data I/O Register (DR)
Read/Write
Reset Value: Undefined
The DR register is used to transmit and receive
data on the serial bus. In the master device only a
write to this register will initiate transmission/re-
ception of another byte.
Notes:
During the last clock cycle the SPIF bit is
set, a copy of the received data byte in the shift
register is moved to a buffer. When the user reads
the serial peripheral data I/O register, the buffer is
actually being read.
Warning:
A write to the DR register places data di-
rectly into the shift register for transmission.
A read to the DR register returns the value located
in the buffer and not the contents of the shift regis-
ter (see
Figure 39
).
Table 19. SPI Register Map and Reset Values
7
0
SPIF
WCOL
-
MODF
-
-
-
-
7
0
D7
D6
D5
D4
D3
D2
D1
D0
Address
(Hex.)
Register
Name
DR
Reset Value
CR
Reset Value
SR
Reset Value
7
6
5
4
3
2
1
0
21
D7
x
SPIE
0
SPIF
0
D6
x
SPE
0
WCOL
0
D5
x
D4
x
D3
x
D2
x
D1
x
D0
x
22
SPR2
0
-
0
MSTR
0
MODF
0
CPOL
x
-
0
CPHA
x
-
0
SPR1
x
-
0
SPR0
x
-
0
23
135
相關(guān)PDF資料
PDF描述
ST72371 8-Bit MCUs with 16K ROM/OTP/EPROM, 512 Bytes RAM, ADC, DAC (PWM), Timer, IIC and SCI(8位微控制器(8M))
ST72372 8-Bit MCUs with 16K ROM/OTP/EPROM, 512 Bytes RAM, ADC, DAC (PWM), Timer, IIC and SCI(8位微控制器(8M))
ST72681 USB 2.0 HIGH-SPEED 8-BIT MCU FLASH DRIVE CONTROLLER
ST72753L4 8-BIT MCU FOR MONITORS WITH UP TO 32K ROM, 1K RAM, ADC, TIMER, SYNC, PWM/BRM, DDC/DMA & I2C
ST72753L5 8-BIT MCU FOR MONITORS WITH UP TO 32K ROM, 1K RAM, ADC, TIMER, SYNC, PWM/BRM, DDC/DMA & I2C
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST72331J2 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT MICROCONTROLLER (MCU) WITH 8/16K ROM/OTP/EPROM.256 EEPROM.384/512 BYTES RAM.ADC.WDG.SCI.SPI & 2 TIMERS - SDIP42/56. QFP44/64
ST72331J2B1/XXX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
ST72331J2B6/XXX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
ST72331J2T1/XXX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
ST72331J2T6/XXX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*