參數(shù)資料
型號(hào)： SPEAR-09-B042
廠商： STMICROELECTRONICS
元件分類(lèi)： 微控制器/微處理器
英文描述： 1 CHANNEL(S), 100M bps, I2C BUS CONTROLLER, PBGA289
封裝： 15 X 15 MM, 1.70 MM HEIGHT, ROHS COMPLIANT, LFBGA-289
文件頁(yè)數(shù)： 42/66頁(yè)
文件大?。?/td> 917K
代理商： SPEAR-09-B042
SPEAR-09-B042
Standard customization
Figure 10.
Switching constant delay between TSy and TSx
Note:
The last timeslot of a frame can be played in the first timeslot of the next frame.
TDM timeslot bufferization
Bufferization means that data from DIN is stored in an input buffer and data from an output
buffer is played on DOUT. When the number of sample stored/played reaches the buffer
size, the processor is interrupted in order to read the input buffer and prepare a new output
buffer (or a DMA request is raised).
Up to 16 channels can be stored or played. It is not mandatory that an input-bufferized
channel is also output bufferized (it can be switched or high impedance).
Channels can contain one byte (timeslot) when the data is companded, two bytes when the
data is either stereo companded or mono linear (16-bits) or four bytes when the data is
stereo linear. The timeslots need not be successive, but must be byte aligned.
When using 16 channels, 512 ms buffers can be used for stereo linear mode. Using 8, 4, 2
or 1 channel increases the buffer size to 1024, 2048, 4096 or 8192 ms (always for stereo
linear mode). If data is on two bytes per frame, the values are doubled. If data is mono
companded the data are multiplied by four.
All the channels must have the same buffer size. Thus if a vocoder for one channel requires
30 ms packets, and another channel requires 20 ms, a 10 ms buffer must be created, and
DMA used to generate the voice packet in the DDR.
Oherwise, if all the channels require the same packet size, the data can be directly
computed inside the buffer and do not need to be transferred to DDR. The only constraint is
to maintain operation the real time.
相關(guān)PDF資料
PDF描述
SPEAR300-2 32-BIT, FLASH, 333 MHz, RISC MICROCONTROLLER, PBGA289
SPL505YC264ATT PROC SPECIFIC CLOCK GENERATOR, PDSO64
SPL505YC264BT 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO64
SPL505YC264BT 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO64
SPW08F0D SINGLE COLOR LED, PURE WHITE, 3.5 mm
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SPEAR-09-H022 制造商:STMicroelectronics 功能描述:
SPEAR-09-H022_06 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:SPEAr Head200 ARM 926, 200K customizable eASIC gates, large IP portfolio SoC
SPEAR-09-H042 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:SPEAr⑩ Head200, ARM 926, 200 K customizable eASIC⑩ gates, large IP portfolio SoC
SPEAR-09-H122 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:SPEAr⑩ Head600
SPEAR-09-H122_08 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:SPEAr⑩ Head600
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*