- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98141 > SPEAR-09-B042 (STMICROELECTRONICS) 1 CHANNEL(S), 100M bps, I2C BUS CONTROLLER, PBGA289 PDF資料下載
參數(shù)資料
| 型號(hào)： | SPEAR-09-B042 |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 1 CHANNEL(S), 100M bps, I2C BUS CONTROLLER, PBGA289 |
| 封裝： | 15 X 15 MM, 1.70 MM HEIGHT, ROHS COMPLIANT, LFBGA-289 |
| 文件頁數(shù)： | 27/66頁 |
| 文件大?。?/td> | 917K |
| 代理商： | SPEAR-09-B042 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁
SPEAR-09-B042
Main blocks
8.18
I2C
An I2C interface is provided. The main features are:
●
I2C v2.0 compatible.
●
Supports three modes:
–
Standard (100 Kbps)
–
Fast (400 Kbps)
–
High-speed (3.4 Mbps)
●
Master and slave mode configuration possible.
●
Bulk data transfer capability.
●
Connection with general purpose DMA is provided to reduce the CPU load.
8.19
DDR memory controller
SPEAr BASIC-STD integrates a high performance multi-channel memory controller that
supports low power DDR and DDR2 double data rate memory devices. The multi-port
architecture ensures that memory is shared efficiently among different high-bandwidth client
modules.
8.20
Reconfigurable logic array
8.20.1
Overview
The configurable logic array consists of an embedded macro where a custom project can be
implemented by mapping up to 300 K equivalent gates.
This macro is interfaced with the rest of the system by some AHB bus, some memory
channels and it has a direct connection to the ARM processor internal bus. In this way is
also possible to customize the TCM memory or add a coprocessor using this macro.
Table 11 shows the memory cuts are available to this block:
The array is also connected to 102 I/O (3.3 V capable/tolerant and 4 mA sink/source).
Table 11.
Reconfigurable logic array interfaces
Instances
Type
Word
Bit
Notes
1
dual port
2048
32
One port hard-wired to the AMBA bus for
NAND boot phase
2
dual port
96
128
Typically used for hardware accelerators
8
dual port
128
8
Typically used for hardware accelerators
2
dual port
2048
32
Generic dual port memory cuts
4
dual port
1024
32
Generic dual port memory cuts
8
dual port
2048
8
Generic dual port memory cuts
2
dual port
1024
32
Generic dual port memory cuts
4
single port
512
32
Generic single port memory cuts
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SPEAR300-2 | 32-BIT, FLASH, 333 MHz, RISC MICROCONTROLLER, PBGA289 |
| SPL505YC264ATT | PROC SPECIFIC CLOCK GENERATOR, PDSO64 |
| SPL505YC264BT | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO64 |
| SPL505YC264BT | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO64 |
| SPW08F0D | SINGLE COLOR LED, PURE WHITE, 3.5 mm |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SPEAR-09-H022 | 制造商:STMicroelectronics 功能描述: |
| SPEAR-09-H022_06 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:SPEAr Head200 ARM 926, 200K customizable eASIC gates, large IP portfolio SoC |
| SPEAR-09-H042 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:SPEAr⑩ Head200, ARM 926, 200 K customizable eASIC⑩ gates, large IP portfolio SoC |
| SPEAR-09-H122 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:SPEAr⑩ Head600 |
| SPEAR-09-H122_08 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:SPEAr⑩ Head600 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。