參數(shù)資料
型號: SPEAR-09-B042
廠商: STMICROELECTRONICS
元件分類: 微控制器/微處理器
英文描述: 1 CHANNEL(S), 100M bps, I2C BUS CONTROLLER, PBGA289
封裝: 15 X 15 MM, 1.70 MM HEIGHT, ROHS COMPLIANT, LFBGA-289
文件頁數(shù): 38/66頁
文件大小: 917K
代理商: SPEAR-09-B042
SPEAR-09-B042
Standard customization
Key features
Meets SD host controller standard specification version 2.0
Meets SDIO card specification version 2.0
Meets SD memory card specification draft version 2.0
Meets SD memory card security specification version 1.01
Meets MMC specification version 3.31 and 4.2
Supports both DMA and Non-DMA mode of operation
Supports MMC plus and MMC mobile
Card detection (insertion/removal)
Password protection of cards
Host clock rate variable between 0 and 52 MHz
Supports 1-bit, 4-bit and 8-bit SD modes and SPI mode
Supports MultiMediaCard interrupt mode
Allows card to interrupt host in 1-bit, 4-bit, 8-bit SD modes and SPI mode.
Up to 100 Mbit/s data rate using 4 parallel data lines (sd4-bit mode)
Up to 416 Mbit/s data rate using 8-bit parallel data lines (sd8-bit mode)
Cyclic redundancy check CRC7 for command and CRC16 for data integrity
Designed to work with I/O cards, read-only cards and read/write cards
Error correction code (ECC) support for MMC4.2 cards
Supports read wait control, suspend/resume operation
Supports FIFO overrun and Under run condition by stopping the SD clock
9.4.3
Flexible static memory controller
Main features of the FSMC are listed below:
Provides an interface between AHB system bus and external parallel memory devices.
Interfaces static memory-mapped devices including RAM, ROM and synchronous burst
Flash.
For SRAM, ROM and Flash 8/16-bit wide, external memory and data paths are
provided.
FSMC performs only one access at a time and only one external device is accessed.
Little-endian and big-endian memory architectures.
AHB burst transfer handling to reduce access time to external devices.
Supplies an independent configuration for each memory bank.
Programmable timings to support a wide range of devices.
Programmable wait states (up to 31).
Programmable bus turnaround cycles (up to 15).
Programmable output enable and write enable delays (up to 15).
Independent chip select control for each memory bank.
Shares the address bus and the data bus with all the external peripherals.
Only chips selects are unique for each peripheral.
External asynchronous wait control.
Configurable size at reset for boot memory bank using external control pins.
相關(guān)PDF資料
PDF描述
SPEAR300-2 32-BIT, FLASH, 333 MHz, RISC MICROCONTROLLER, PBGA289
SPL505YC264ATT PROC SPECIFIC CLOCK GENERATOR, PDSO64
SPL505YC264BT 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO64
SPL505YC264BT 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO64
SPW08F0D SINGLE COLOR LED, PURE WHITE, 3.5 mm
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SPEAR-09-H022 制造商:STMicroelectronics 功能描述:
SPEAR-09-H022_06 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:SPEAr Head200 ARM 926, 200K customizable eASIC gates, large IP portfolio SoC
SPEAR-09-H042 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:SPEAr⑩ Head200, ARM 926, 200 K customizable eASIC⑩ gates, large IP portfolio SoC
SPEAR-09-H122 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:SPEAr⑩ Head600
SPEAR-09-H122_08 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:SPEAr⑩ Head600