參數(shù)資料
型號(hào)： PLI9080
廠商： Electronic Theatre Controls, Inc.
英文描述： PCI I/O ACCELERATOR
中文描述： 的PCI I / O加速器
文件頁數(shù)： 98/133頁
文件大?。?/td> 883K
代理商： PLI9080
SECTION 5
PCI 9080
PIN DESCRIPTION
PLX Technology, Inc., 1997
Page 90
Version 0.93
5.4 J BUS MODE PINOUT
Table 5-6. J Bus Mode Interface Pin Description
J Bus Mode
Symbol
Signal Name
Total
Pins
Pin
Type
Pin
Number
Function
ALE
Address Latch Enable
1
O
TS
8 mA
161
Asserted during the address phase and negated before the data phase.
ADS#
Address Strobe
1
I/O
TS
12 mA
154
Indicates the valid address and the start of a new bus access. Asserted
for the first clock of a bus access.
BLAST#
Burst Last
1
I/O
TS
8 mA
155
Signal driven by the current local bus master to indicate the last transfer
in a bus access.
BTERM#
Burst Terminate
1
I
146
For processors that burst up to 4 Lwords. If BTERM# is disabled
through the PCI 9080 configuration registers, the PCI 9080 also bursts
up to 4 Lwords. If enabled, the PCI 9080 continues to burst until a
BTERM# input is asserted. BTERM# is a ready input that breaks up a
burst cycle and causes another address cycle to occur. Used in
conjunction with the PCI 9080 programmable wait state generator.
DEN#
Data Enable
1
I/O
TS
12 mA
145
As an input, DEN# must only be asserted during data phases. For
processor systems in which ADS# is not asserted during the data
phase, DEN# can be pulled high.
As an output, DT/R# is used in conjunction with DEN# to provide control
for data transceivers attached to the local bus.
DT/R#
Data Transmit/Receive
1
O
TS
12 mA
138
Used in conjunction with DEN# to provide control for data transceivers
attached to the local bus. When asserted the signal indicates the PCI
9080 receives data.
LW/R#
Write/Read
1
I/O
TS
12 mA
137
Asserted low for reads and high for writes.
LABS[3:2]
Address Bus Burst
2
I/O
TS
8 mA
162,163
Carries the word address of the 32 bit memory address. These bits are
incremented during a burst access.
LAD[31:0]
Address/Data Bus
32
I/O
TS
8 mA
136, 135,
133-125,
122-115,
113-106,
103-99
During the address phase, the bus carries the upper 30 bits of the
physical address bus. During the data phase, the bus carries 32 bits of
data.
相關(guān)PDF資料
PDF描述
PLL0210A PHASE LOCKED LOOP
PLL0210A PHASE LOCKED LOOP
PLL0305A Serial-Input Frequency Synthesizer
PLL1045A Phase-Locked Loop
PLL1070A PHASE LOCKED LOOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PLI-A10 制造商:Banner Engineering 功能描述:Plastic Fiber Convergent, Core Dia.: 0.5 mm & 9 x 0.25 mm, Fiber Length 2 m, Le
PLIC/DUSB_PHY/AA 制造商:PLDA 功能描述:PROJECT ENCRYPTED LICENSE FOR A SUPERSPEED USB DEVICE CONTR - Virtual or Non-Physical Inventory (Software & Literature)
PLIC/DUSB_PHY/XX 制造商:PLD Applications Inc 功能描述:PROJECT ENCRYPTED LICENSE FOR A SUPERSPEED USB DEVICE CONTR - Virtual or Non-Physical Inventory (Software & Literature) 制造商:PLDA 功能描述:PROJECT ENCRYPTED LICENSE FOR A SUPERSPEED USB DEVICE CONTR - Virtual or Non-Physical Inventory (Software & Literature)
PLIC/EZDMA/X8/GEN1/XX 制造商:PLD Applications Inc 功能描述:PERMANENT ENCRYPTED LICENSE FOR A X1/X4/X8 PCIE EZDMA IP - Virtual or Non-Physical Inventory (Software & Literature)
PLIC/LITE/X8/GEN1/XX 制造商:PLD Applications Inc 功能描述:PERMANENT ENCRYPTED LICENSE FOR A X1/X4/X8 PCI EXPRESS IP C - Virtual or Non-Physical Inventory (Software & Literature)
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*