- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368046 > PLI9080 (Electronic Theatre Controls, Inc.) PCI I/O ACCELERATOR PDF資料下載
參數(shù)資料
| 型號： | PLI9080 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | PCI I/O ACCELERATOR |
| 中文描述： | 的PCI I / O加速器 |
| 文件頁數(shù)： | 62/133頁 |
| 文件大小： | 883K |
| 代理商： | PLI9080 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁當前第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁
SECTION 4
PCI 9080
REGISTERS
PLX Technology, Inc., 1997
Page 54
Version 0.93
4.3.12 (PCIBAR3; PCI:1Ch, LOC:1Ch) PCI Base Address Register for Memory Accesses to
Local Address Space 1
Table 4-22. (PCIBAR3; PCI:1Ch, LOC:1Ch) PCI Base Address Register for Memory Accesses to Local Address
Space 1
Field
Description
Read
Write
Value after
Reset
0
Memory Space Indicator. A value of 0 indicates the register maps into memory space.
A value of 1 indicates the register maps into I/O space.
(Specified in LAS1RR register.)
Yes
No
0
2:1
Location of register. Location values:
00—Locate anywhere in 32 bit memory address space
01—Locate below 1 MB memory address space
10—Locate anywhere in 64 bit memory address space
11—Reserved
(Specified in LAS1RR register.)
If I/O Space, bit 1 is always 0 and bit 2 is included in the base address.
Yes
Mem: No
I/O:
bit 1 no,
bit 2 yes
0
3
Prefetchable (If memory space). A value of 1 indicates there are no side effects on
reads. This bit reflects the value of bit 3 in the LAS1RR register and only provides
status to the system. This bit has no effect on the operation of the PCI 9080.
Prefetching features of this address space are controlled by the associated Bus
Region Descriptor Register.
(Specified in LAS1RR register.)
If I/O Space, bit 3 is included in the base address.
Yes
Mem: No
I/O: Yes
0
31:4
Memory Base Address. Memory base address for access to local address space 1.
Yes
Yes
0
Note: PCIBAR3 can be enabled or disabled by setting or clearing bit 0 in the LAS1BA register.
4.3.13 (PCIBAR4; PCI:20h, LOC:20h) PCI Base Address Register
Table 4-23. (PCIBAR4; PCI:20h, LOC:20h) PCI Base Address Register
Field
Description
Read
Write
Value after Reset
31:0
Reserved.
Yes
No
0
4.3.14 (PCIBAR5; PCI:24h, LOC:24h) PCI Base Address Register
Table 4-24. (PCIBAR5; PCI:24h, LOC:24h) PCI Base Address Register
Field
Description
Read
Write
Value after Reset
31:0
Reserved.
Yes
No
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PLL0210A | PHASE LOCKED LOOP |
| PLL0210A | PHASE LOCKED LOOP |
| PLL0305A | Serial-Input Frequency Synthesizer |
| PLL1045A | Phase-Locked Loop |
| PLL1070A | PHASE LOCKED LOOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PLI-A10 | 制造商:Banner Engineering 功能描述:Plastic Fiber Convergent, Core Dia.: 0.5 mm & 9 x 0.25 mm, Fiber Length 2 m, Le |
| PLIC/DUSB_PHY/AA | 制造商:PLDA 功能描述:PROJECT ENCRYPTED LICENSE FOR A SUPERSPEED USB DEVICE CONTR - Virtual or Non-Physical Inventory (Software & Literature) |
| PLIC/DUSB_PHY/XX | 制造商:PLD Applications Inc 功能描述:PROJECT ENCRYPTED LICENSE FOR A SUPERSPEED USB DEVICE CONTR - Virtual or Non-Physical Inventory (Software & Literature) 制造商:PLDA 功能描述:PROJECT ENCRYPTED LICENSE FOR A SUPERSPEED USB DEVICE CONTR - Virtual or Non-Physical Inventory (Software & Literature) |
| PLIC/EZDMA/X8/GEN1/XX | 制造商:PLD Applications Inc 功能描述:PERMANENT ENCRYPTED LICENSE FOR A X1/X4/X8 PCIE EZDMA IP - Virtual or Non-Physical Inventory (Software & Literature) |
| PLIC/LITE/X8/GEN1/XX | 制造商:PLD Applications Inc 功能描述:PERMANENT ENCRYPTED LICENSE FOR A X1/X4/X8 PCI EXPRESS IP C - Virtual or Non-Physical Inventory (Software & Literature) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。