- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368046 > PLI9080 (Electronic Theatre Controls, Inc.) PCI I/O ACCELERATOR PDF資料下載
參數(shù)資料
| 型號(hào)： | PLI9080 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | PCI I/O ACCELERATOR |
| 中文描述： | 的PCI I / O加速器 |
| 文件頁(yè)數(shù)： | 78/133頁(yè) |
| 文件大?。?/td> | 883K |
| 代理商： | PLI9080 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)當(dāng)前第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)
SECTION 4
PCI 9080
REGISTERS
PLX Technology, Inc., 1997
Page 70
Version 0.93
4.5.12 (CNTRL; PCI:6Ch, LOC:ECh) EEPROM Control, PCI Command Codes, User I/O Control,
Init Control Register
Table 4-59. (CNTRL; PCI:6Ch, LOC:ECh) EEPROM Control, PCI Command Codes, User I/O Control, Init Control
Register
Field
Description
Read
Write
Value after Reset
3:0
PCI Read Command Code for DMA. This PCI command is sent out during DMA read
cycles.
Yes
Yes
1110
7:4
PCI Write Command Code for DMA. This PCI command is sent out during DMA write
cycles.
Yes
Yes
0111
11:8
PCI Memory Read Command Code for Direct Master. This PCI command is sent out
during Direct Master read cycles.
Yes
Yes
0110
15:12
PCI Memory Write Command Code for Direct Master. This PCI command is sent out
during Direct Master write cycles.
Yes
Yes
0111
16
General Purpose Output. A value of 1 causes the USERO output to go high. A value
of 0 causes the output to go low.
Yes
Yes
1
17
General Purpose Input. A value of 1 indicates the USERI input pin is high. A value of 0
indicates the USERI pin is low.
Yes
No
—
23:18
Reserved.
Yes
No
0
24
EEPROM Clock for Local or PCI Bus Reads or Writes to EEPROM. Toggling this bit
generates an EEPROM clock. (Refer to the manufacturer’s data sheet for the
particular EEPROM being used.)
Yes
Yes
0
25
EEPROM Chip Select. For local or PCI bus reads or writes to EEPROM, setting
this bit to 1 provides the EEPROM chip select.
Yes
Yes
0
26
Write Bit to EEPROM. For writes, this output bit is the input to the EEPROM.
It is clocked into the EEPROM by the EEPROM clock.
Yes
Yes
0
27
Read EEPROM Data Bit. For reads, this input bit is the output of the EEPROM.
It is clocked out of the EEPROM by the EEPROM clock.
Yes
No
—
28
EEPROM Present. A value of 1 indicates an EEPROM is present.
Yes
No
0
29
Reload Configuration Registers. When this bit is set to 0, writing a 1 causes the PCI
9080 to reload the PCI configuration registers from EEPROM.
Yes
Yes
0
30
PCI Adapter Software Reset. A value of 1 written to this bit holds the local bus logic in
the PCI 9080 reset and LRESETo# asserted. The contents of the PCI configuration
registers and Shared Run Time registers will not be reset. Software Reset can only be
cleared from the PCI bus. (Local bus remains reset until this bit is cleared.)
Yes
Yes
0
31
Local Init Status. A value of 1 indicates local init done. Responses to PCI accesses are
RETRYs until this bit is set. While input pin NB# is asserted low, this bit is forced to 1.
Yes
Yes
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PLL0210A | PHASE LOCKED LOOP |
| PLL0210A | PHASE LOCKED LOOP |
| PLL0305A | Serial-Input Frequency Synthesizer |
| PLL1045A | Phase-Locked Loop |
| PLL1070A | PHASE LOCKED LOOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PLI-A10 | 制造商:Banner Engineering 功能描述:Plastic Fiber Convergent, Core Dia.: 0.5 mm & 9 x 0.25 mm, Fiber Length 2 m, Le |
| PLIC/DUSB_PHY/AA | 制造商:PLDA 功能描述:PROJECT ENCRYPTED LICENSE FOR A SUPERSPEED USB DEVICE CONTR - Virtual or Non-Physical Inventory (Software & Literature) |
| PLIC/DUSB_PHY/XX | 制造商:PLD Applications Inc 功能描述:PROJECT ENCRYPTED LICENSE FOR A SUPERSPEED USB DEVICE CONTR - Virtual or Non-Physical Inventory (Software & Literature) 制造商:PLDA 功能描述:PROJECT ENCRYPTED LICENSE FOR A SUPERSPEED USB DEVICE CONTR - Virtual or Non-Physical Inventory (Software & Literature) |
| PLIC/EZDMA/X8/GEN1/XX | 制造商:PLD Applications Inc 功能描述:PERMANENT ENCRYPTED LICENSE FOR A X1/X4/X8 PCIE EZDMA IP - Virtual or Non-Physical Inventory (Software & Literature) |
| PLIC/LITE/X8/GEN1/XX | 制造商:PLD Applications Inc 功能描述:PERMANENT ENCRYPTED LICENSE FOR A X1/X4/X8 PCI EXPRESS IP C - Virtual or Non-Physical Inventory (Software & Literature) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。